

M E G A F R A M E Series

Hardware Documentation

Copyright: PARSYTEC GmbH

Author:

Dr. Gerhard H. Peise

MTM-2 Multi Transputer Module

Technical Documentation

Version 1.3

July 1987

MTM-2 - Multi Transputer Module

Technical Documentation Version 1.3 July 1987

Contents

1)	Block Diagram and Description .	*	•	•		2
2)	The Links	•	•		•	3
3)	Jumper Allocations	٠	•			4
4)	Hardware Addresses	٠			•	7
5)	Software Addresses of the Links.	٠		•		8
6)	Bootstrap	٠			•	8
7)	Error and Analysis	•	•		٠	9
8)	Software Controlled Reset	•				10
۵١	Allocation of the DIN Connector					11




Figure 1: Block Diagram of the MTM-2

The MTM-2 is a 2-transputer module with a processing-capacity of up to 20 MIPS. Every transputer node consists of a T800 (T414) 32 bit transputer with 20 MHz system clock and 1 Mbyte dynamic RAM with an access time of 100 or 120 ns.

The 4 transputer links can be adjusted to 20, 10, or 5 Mbit/s. Two links of each transputer are RS-422 buffered and taken to the VG connector. The remaining 4 links can be switched as desired with each other on the board or buffered and taken to the DIN connectors.

The internal link-cabling of the boards with each other is done by the user via plugable flat-cable-connections on the backplane. Shielded twisted-pair cables connect the links in distributed transputer systems. At a transmission rate of 20 Mbit/s up to 10 m can be covered. For longer distances the links can be tuned to 10 or 5 Mbit/s via jumper.

Working concurrently with every link is the possibility of a program controlled bi-directional reset facility. This enables each transputer in a network to control the activation of its 4 neighbours and in the event of an error to reset them and start anew.

A status register holds the transputer error which can be read-out at any required time. One bit each is provided for transputer- and address-errors. According to the jumper selection either the analyse condition is indicated, an interrupt or an external error is generated in the event of an error occurring.

2) The Links

Link 0 and link 2 of each transputer are taken via the RSS-422 buffers directly on to the VG connector, whilst links 1 and 3 are wired optionally on the board or RS-422 buffered and taken to the DIN-connector (jumper J5, J6).

MEGAFRAME 4-Link Backplane

MTM-2		MEGAFRAME 4-Link Backplane
Transputer A Link 0		Link 0
Transputer A Link 1	J5/J6	
Transputer A Link 2		Link 1
Transputer A Link 3	J5/J6	=
Transputer B Link 0		Link 2
Transputer B Link 1	J5/J6	=
Transputer B Link 2		Link 3
Transputer B Link 3	J5/J6	-

MEGAFRAME 8-Link Backplane and MEGAFRAME/IBM

MTM-2	8-Link Backplane or MEGAFRAME/IBM
Transputer A Link 0	Link 0
Transputer A Link 1	J5/J6 Link 1
Transputer A Link 2	Link 2
Transputer A Link 3	—— J5/J6 —— Link 3
Transputer B Link 0	Link 4
Transputer B Link 1	J5/J6 Link 5
Transputer B Link 2	Link 6
Transputer B Link 3	J5/J6 Link 7




Figure 2: Jumperpositions

Jumper Allocations

```
J101/201 Memory access
J102/202 Link speed
J103/203 Clock frequency T800-Processor (T414)
J104/204 External Error: Analysis, Event, Error
J5/6 Link-Configuration
```

The jumper numbering Jlxx describes jumper of transputersection 'A', the jumper numbering J2xx describes jumper of transputersection 'B'.

J101/201 : Memory access

х -В1- х	20	MHz	Transputer,	120	ns	RAM:	B2	jumpered
х -В2- х	20	MHz	Transputer,	100	ns	RAM:	В3	jumpered
х -В3- х	30	MHz	Transputer,	120	ns	RAM:	B1	jumpered
х -В4- х	30	MHz	Transputer,	100	ns	RAM:	B2	jumpered

J102/202 : Link speed

х -В1- х	all links at 20 Mbit/s:	В1,	В3,	B5
1	all links at 10 Mbit/s:	В2,	В4,	В6
х -В2- х	all links at 5 Mbit/s:	В2,	В3,	B5
х -В3- х	Link 0 at 20 Mbit/s, Link 1-3 at 10 Mbit/s:	В1,	В4,	В5
х -В4- х	Link 0 at 10 Mbit/s, Link 1-3 at 20 Mbit/s:		В3,	
x -B5- x	Link 0 at 10 Mbit/s, Link 1-3 at 5 Mbit/s:	15.	B3,	
х -В6- х	•	υ2,	ы,	БО
	Link 0 at 5 Mbit/s, Link 1-3 at 10 Mbit/s:	B2,	В4,	B5

J103/203 : Clockfrequency T800 (T414)

B1 x	B2 x	For 20 MHz Transputer: B2, B3, B5 jumpered
ж В3 ж В4 ж	ж В5 ж В6 ж	All other frequencies the same until the final definition.

J104/204 : External Error

x -B	31- x	Analysis	:	B1,	В4,	В7	jumpered
X B3	х В6	Event	:	B1,	В3,	В6	jumpered
x	ж В7	ErrorIn	:	В2,	В4,	B6	jumpered
B4 x	x	ignore	:	B1,	В4,	В6	jumpered

J5/6 : Link-Configuration

The jumpers must be plugged-in identically at J5 and J6 !!

```
x
B2
x
B1
            Possible Link-Connections :
      x
B4
 x
B3
            TP-Section 'A' Link 1 - TP-Section 'B' Link 1: B9, B10
            TP-Section 'A' Link 1 - TP-Section 'B' Link 3: B13, B14
            TP-Section 'A' Link 3 - TP-Section 'B' Link 1: B15, B16
      ж
В8
            TP-Section 'A' Link 3 - TP-Section 'B' Link 3: B3, B4
      ж
В10
            TP-Section 'A' Link 1 - Back-Plane
                                                    Link 1: B11, B12
x
B11
      х
В12
            TP-Section 'A' Link 3 - Back-Plane
                                                    Link 3: B5, B6
            TP-Section 'B' Link 1 - Back-Plane
                                                    Link 5: B7, B8
      х
В14
            TP-Section 'B' Link 3 - Back-Plane
                                                    Link 7: B1, B2
х
В15
      x
B16
                 Make only one connection per link !!
```

4) Hardware Addresses

Address space of the T800 (T414)

Hardware Addresses

Addresses in present OCCAM-2-Implementation PLACEment as word addresse

0000 00C0 0000 0080 0000 0040 0000 0000	Reset Status Identification-PAL (optional)	#2000 0030 #2000 0020 #2000 0010 #2000 0000
800F FFFF 8000 0000	1 Mbyte working memory	#0003 FFFF #0000 0000

The identification-PAL makes it possible for the user to give every board an identification up to 8 bytes long. These bytes appear in the least significant byte of the foolowing occam addresses:

#2000000	Byte	1
#20000001	Byte	2
#20000002	Byte	3
#20000003	Byte	4
#20000004	Byte	5
#20000005	Byte	6
#20000006	Byte	7
#20000007	Byte	8

5) Software - Link Addresses

After deklaration of the channels the following address assignment for the 4 links of the T800 (T414) are valid:

```
PLACE Link0.Output AT #0 :
PLACE Link1.Output AT #1 :
PLACE Link2.Output AT #2 :
PLACE Link3.Output AT #3 :
PLACE Link0.Input AT #4 :
PLACE Link1.Input AT #5 :
PLACE Link2.Input AT #6 :
PLACE Link3.Input AT #7 :
```

6) Bootstrap

Each processor of the MTM-2 is configured by default to BootFromLink, i.e. after each reset the processor exspects the program as a data stream from a link. In this state all 4 links have equal priorities. The first message that comes via one of those links is interpreted as a boot program and executed accordingly.

7) Error and Analysis

In the event of errors, the MTM-2 offers the possibility of a systematic shut-down of all processes. In principle, only two types of errors can occur: Program- and address errors. Program errors, such as a division by 0, integer overflow or array boundary violation are signalled by the transputer with setting of the error flag. An external address decoding identifies the exceeding of the on board RAM and sets a bit in status PAL.

According to the jumper selection an error condition will initiate either an analyse condition, an interrupt, generate an external error or do nothing. The analyse condition starts a controlled shut-down of all active processes and the system can be externally analysed after reset and loaded anew. The error condition can also be read-out and analysed. The interrupt activates a service routine in which the user can determine the further process. The external error input of the T800 (T414) has the same effect during activation as an internal transputer error.

The addresses of the status-PAL are listed above. The bits 0 and 1 have the following meaning when set (active low):

Bit 0 = 0 : Transputer error Bit 1 = 0 : Address error A reset line is lead parallel to every link which sets the addressed transputer in boot-condition. That provides the possibility to supervise the activities of the next four neighbouring transputers and executes a systematic reset in the event of an error. Afterwards they can be provided with a new program code via the links and can be started anew.

The following program example shows the necessary command-sequence for the reset.

```
PROC reset ( VAL INT link)
  -- reset channel 0: link = 1
  -- reset channel 1: link = 2
  -- reset channel 2: link = 4
  -- reset channel 3: link = 8
  INT addr.reset :
  PLACE addr.reset AT #20000030 : -- address of reset PAL
  TIMER clock :
 VAL INT wait IS 2 :
                                  -- 2 times 64 microseconds
  SEQ
                                  -- this sequence unlocks
   addr.reset := 0
   addr.reset := 1
                                  -- the reset PAL
   addr.reset := 2
  addr.reset := 3
    addr.reset := link
                                  -- number of link to be reset
   clock ? time
   clock ? AFTER time PLUS wait -- wait 128 microseconds
   addr.reset := 0
                                  -- clear reset
```

MTM-2 Rev. 1.1, MTM-4 Rev. 1.1 and GDS Rev 1.0

	С	Ъ	a
1	Reset 0 out +	Reset 1 out +	Reset 0 out -
2	Link 0 out +	Reset 1 out -	Link 0 out -
3	GND	Link 1 out +	GND
4	Link 0 in -	Link 1 out -	Link 0 in +
5	Reset 0 in -	Link 1 in -	Reset 0 in +
6	Link 1 in +	Reset 1 in -	Reset 1 in +
7	Reset 2 out +	Reset 3 out +	Reset 2 out -
8	Link 2 out +	Reset 3 out -	Link 2 out -
9	GND	Link 3 out +	GND
10	Link 2 in -	Link 3 out -	Link 2 in +
11	Reset 2 in -	Link 3 in -	Reset 2 in +
12	Link 3 in +	Reset 3 in -	Reset 3 in +
13	Reset 4 out +	Reset 5 out +	Reset 4 out -
14	Link 4 out +	Reset 5 out -	Link 4 out -
15	GND	Link 5 out +	GND
16	Link 4 in -	Link 5 out -	Link 4 in +
17	Reset 4 in -	Link 5 in -	Reset 4 in +
18	Link 5 in +	Reset 5 in -	Reset 5 in +
19	Reset 6 out +	Reset 7 out $+$	Reset 6 out -
20	Link 6 out +	Reset 7 out -	Link 6 out -
21	GND	Link 7 out $+$	GND
22	Link 6 in -	Link 7 out -	Link 6 in +
23	Reset 6 in -	Link 7 in -	Reset 6 in +
24	Link 7 in $+$	Reset 7 in $+$	Master Reset
25		Reset 7 in -	
26			
27	+ 5	+ 5 .	+ 5
28	+ 5	+ 5	+ 5
29	+ 5	+ 5	+ 5
30	GND	GND	GND
31	GND	GND	GND
32	GND	GND	GND