TRANSPUTER DEVELOPMENT AND iq SYSTEMS DATABOOK

INMOS Databook series

Transputer Databook
Military and Space Transputer Databook
Transputer Development and iq Systems Databook
Graphics Databook
Transputer Applications Notebook: Architecture and Software
Transputer Applications Notebook: Systems and Performance

Copyright © INMOS Limited 1991

INMOS reserves the right to make changes in specifications at any time and without notice. The information furnished by INMOS in this publication is believed to be accurate; however, no responsibility is assumed for its use, nor for any infringement of patents or other rights of third parties resulting from its use. No licence is granted under any patents, trademarks or other rights of INMOS.

®, inmos®, IMS and occam are trademarks of INMOS Limited.

INMOS is a member of the SGS-THOMSON Microelectronics Group.

INMOS document number: 72 TRN 219 01

Printed at Redwood Press Limited, Melksham, Wiltshire
Contents overview

1 System Products overview .......................... 1

Development Systems

Software Development Tools

2 OCCam 2 Toolset ........................................ 9
3 ANSI C Toolset ........................................... 23
4 Glockenspiel C++ ........................................ 35
5 ANSI FORTRAN 77 Toolset ............................. 43
6 ALSYS Ada Compiler .................................... 53

Transputer Development Kits

7 Transputer Development Kits ........................... 63

Systems Software

Board Support Software

8 IMS F000B VecTRAM library ........................... 69
9 IMS F001B GPIB libraries ............................... 83
10 IMS F002B SCSI libraries .............................. 93
11 IMS F003A 2D Graphics libraries ..................... 109
12 IMS F007A DSP libraries and development tools ..... 119
13 Device Drivers and Motherboard Support Software 127
14 Network Support Software ............................. 131

Real Time Kernels and Operating Systems

15 VRTX32/T Real-time Executive ...................... 139
16 C Executive ............................................. 141

Hardware Products

TRAnspurer Modules (TRAMS)

17 IMS B401 32Kbyte TRAM .............................. 149
18 IMS B416 64Kbyte TRAM .............................. 155
19 IMS B410 160Kbyte TRAM ............................. 161
20 IMS B411 1Mbyte TRAM ............................... 167
21 IMS B404 2Mbyte TRAM ............................... 173
22 IMS B428 2Mbyte TRAM ............................... 181
23 IMS B417 4Mbyte TRAM ............................... 189
24 IMS B426 4Mbyte TRAM ............................... 197
25 IMS B427 8Mbyte TRAM ............................................. 203
26 IMS B408 Frame store TRAM ........................................ 209
27 IMS B409 Display TRAM ............................................. 219
28 IMS B415 Differential link buffer TRAM ............................ 229
29 IMS B418 Flash ROM TRAM ........................................... 237
30 IMS B419 Graphics TRAM ............................................. 243
31 IMS B420 Vector processing TRAM .................................. 255
32 IMS B421 IEEE-488 GPIB TRAM .................................... 265
33 IMS B422 SCSI TRAM ................................................. 283
34 IMS B429 Video Image Processing TRAM (VIP) ................. 295
35 IMS B430 Prototyping TRAM .......................................... 301
36 IMS B431 Ethernet TRAM ............................................. 305

Motherboards and other Standard Interface Boards
37 IMS B008 IBM PC Motherboard .................................... 309
38 IMS B017 IBM PS/2 Motherboard ................................... 321
39 IMS B014 VMEbus slave card ....................................... 329
40 IMS B016 VMEbus Master/Slave .................................... 333
41 IMS B015 NEC 9800 series PC Board ............................... 353
42 IMS B012 Double extended eurocard ............................... 361
43 IMS B018 TRAM motherboard ........................................ 375
44 IMS B300 Ethernet connection system .............................. 377

Associated Hardware Products
45 IMS B250 VME Rack ................................................... 381
46 IMS CA12 Card Frame Adapter ...................................... 383
47 Cables for Board Products ............................................ 385

Application Notes
48 Dual-In-Line Transputer Modules (TRAMs) ........................ 389
(INMOS Technical Note 29)
49 Module Motherboard Architecture ................................. 409
(INMOS Technical Note 49)
50 Developing parallel C programs for transputers ................. 435
(INMOS Technical Note 68)

Appendices
A Quality and Reliability .............................................. 463
B Software Licensing .................................................... 465
C Product Reference Tables ............................................ 467

Indexes
Index by product number ............................................... 471
Index by product name .................................................. 472
## Contents

Preface ................................................................. ii

1 System Products overview ........................................ 1

1.1 Introduction ....................................................... 2
1.2 Innovation and Quality ........................................... 2
1.3 TRAMS (TRAnsputer Modules) ..................................... 3
  1.3.1 Standard Interface ........................................... 3
  1.3.2 Upgradability ................................................ 3
  1.3.3 Flexibility ................................................... 4
  1.3.4 Evaluation ................................................... 4
1.4 Quality and Reliability ........................................... 4

Development Systems .................................................. 5

Software Development Tools ............................................ 7

2 occam 2 Toolset ...................................................... 9

2.1 Introduction ....................................................... 10
2.2 Mapping occam Programs Onto Transputer Networks .......... 10
2.3 Product Overview ................................................ 14
  2.3.1 occam 2 development system ................................ 14
  2.3.2 Libraries ................................................... 15
    OCCAM compiler library ....................................... 15
    snglmath.lib, dblmath.lib ................................... 15
    tbmaths.lib ................................................ 15
    string.lib ................................................... 15
    hostio.lib ................................................... 15
    streamio.lib ................................................ 15
    msdos.lib ................................................... 15
    crc.lib ................................................... 15
    convert.lib ................................................ 15
    xlink.lib ................................................... 15
    debug.lib ................................................... 15
  2.3.3 Mixed language programs ................................... 16
  2.3.4 Debugging ................................................... 16
    Interactive symbolic debugging ............................... 16
    Post-mortem symbolic debugging .............................. 16
    T425 simulation ............................................... 16
  2.3.5 Optimised code generation ................................ 17
  2.3.6 Assembler inserts ........................................... 17
  2.3.7 D700 transputer development system support ............ 18
  2.3.8 Improvements over previous releases ...................... 18
2.4 occam Toolset Product Components .............................. 18
  2.4.1 Documentation ............................................. 18
  2.4.2 Software Tools ............................................... 19
  2.4.3 Software libraries ......................................... 19
  2.4.4 Source code .............................................. 19
5.4.2 IMS D6216 VAX VMS version ................................. 51
Operating requirements ........................................ 51
Distribution media ........................................... 51
5.4.3 IMS D5216 Sun 3 version, IMS D4214 Sun 4 version .... 52
Operating requirements ......................................... 52
Distribution media ........................................... 52
5.5 Error Reporting And Field Support .......................... 52

6 ALSYS Ada Compiler ............................................. 53
6.1 Product Overview ............................................. 54
6.2 Product Highlights ........................................... 54
6.2.1 Supports easy implementation of distributed Ada applications .... 54
6.2.2 Efficient sharing of Ada Libraries .......................... 54
6.2.3 Generates high performance, compact application code ....... 54
Ada Code Generation ........................................... 54
Floating point support ......................................... 54
Ada Run Time .................................................. 54
Supports low level programming features .......... 54
6.2.4 Increased development productivity ...................... 55
6.2.5 Advanced debugging support ............................... 55
6.2.6 Ada predefined Input and Output ......................... 55
6.2.7 Transfers the loadable Ada program to the target ....... 55
6.3 The Alsys Ada Compilation System ......................... 55
6.4 Ada Compiler Toolset Product Components ............... 55
6.4.1 Documentation ............................................. 55
User’s Guide .................................................. 55
Project Development Guide ................................. 55
Installation Guide ........................................... 55
Ada Reference Manual ......................................... 55
Appendix F ................................................... 56
Application Developer’s Guide ............................... 56
6.4.2 Software Components ................................... 57
6.5 Product Variants ............................................. 57
6.5.1 IBM PC Alsys Ada Compiler ................................. 57
Operating requirements ....................................... 57
Distribution media ........................................... 57
6.5.2 VAX VMS Alsys Ada Compiler ............................... 57
Operating requirements ....................................... 57
Distribution media ........................................... 57
6.6 Customer Support And Upgrade Services .................. 58
6.7 Alsys And Ada ................................................ 58
Alsys Offices and Addresses ................................ 59

Transputer Development Kits .................................... 61

7 Transputer Development Kits .................................... 63
7.1 Transputer Development Kits ................................ 63
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.1</td>
<td>Introduction</td>
<td>70</td>
</tr>
<tr>
<td>8.2</td>
<td>Product Overview</td>
<td>70</td>
</tr>
<tr>
<td>8.3.1</td>
<td>Incorporation into a C program</td>
<td>72</td>
</tr>
<tr>
<td>8.3.2</td>
<td>Incorporation into an OCCAM program</td>
<td>72</td>
</tr>
<tr>
<td>8.4</td>
<td>Supplied Routines</td>
<td>73</td>
</tr>
<tr>
<td>8.4.1</td>
<td>Vector Absolute Value – Real</td>
<td>74</td>
</tr>
<tr>
<td>8.4.2</td>
<td>Vector Addition – Real</td>
<td>74</td>
</tr>
<tr>
<td>8.4.3</td>
<td>Vector Compare – Real</td>
<td>74</td>
</tr>
<tr>
<td>8.4.4</td>
<td>Disable Co-processor Error Flags</td>
<td>74</td>
</tr>
<tr>
<td>8.4.5</td>
<td>Vector Division – Real</td>
<td>75</td>
</tr>
<tr>
<td>8.4.6</td>
<td>Vector Dot Product – Complex</td>
<td>75</td>
</tr>
<tr>
<td>8.4.7</td>
<td>Vector Dot Product – Real</td>
<td>75</td>
</tr>
<tr>
<td>8.4.8</td>
<td>Enable Co-processor Error Interrupts</td>
<td>75</td>
</tr>
<tr>
<td>8.4.9</td>
<td>Fast Fourier Transform – Complex</td>
<td>76</td>
</tr>
<tr>
<td>8.4.10</td>
<td>Finite Impulse Response (FIR) Filter</td>
<td>76</td>
</tr>
<tr>
<td>8.4.11</td>
<td>Vector Floating Point to Integer (16-bit) Conversion</td>
<td>76</td>
</tr>
<tr>
<td>8.4.12</td>
<td>Infinite Impulse Response (IIR) Filter – Complex</td>
<td>77</td>
</tr>
<tr>
<td>8.4.13</td>
<td>Infinite Impulse Response (IIR) Filter – Real</td>
<td>77</td>
</tr>
<tr>
<td>8.4.14</td>
<td>Matrix Multiplication – Complex</td>
<td>77</td>
</tr>
<tr>
<td>8.4.15</td>
<td>Matrix Multiplication – Real</td>
<td>78</td>
</tr>
<tr>
<td>8.4.16</td>
<td>Inverse Fast Fourier Transform – Complex</td>
<td>78</td>
</tr>
<tr>
<td>8.4.17</td>
<td>Vector Integer(16-bit) to 32-bit floating-point Conversion</td>
<td>78</td>
</tr>
<tr>
<td>8.4.18</td>
<td>Vector Log to the base 10 – Real</td>
<td>79</td>
</tr>
<tr>
<td>8.4.19</td>
<td>Vector Magnitude – Complex</td>
<td>79</td>
</tr>
<tr>
<td>8.4.20</td>
<td>Vector Magnitude Square – Complex</td>
<td>79</td>
</tr>
<tr>
<td>8.4.21</td>
<td>Find the Element with the Maximum Value and Its Position – Real</td>
<td>79</td>
</tr>
<tr>
<td>8.4.22</td>
<td>Vector Mean – Real</td>
<td>79</td>
</tr>
<tr>
<td>8.4.23</td>
<td>Find the Element with the Minimum Value and Its Position – Real</td>
<td>79</td>
</tr>
<tr>
<td>8.4.24</td>
<td>Vector Move – Bytes</td>
<td>80</td>
</tr>
<tr>
<td>8.4.25</td>
<td>Vector Move – Words (32-bit)</td>
<td>80</td>
</tr>
<tr>
<td>8.4.26</td>
<td>Vector Multiply – Complex</td>
<td>80</td>
</tr>
<tr>
<td>8.4.27</td>
<td>Vector Multiply – Real</td>
<td>80</td>
</tr>
<tr>
<td>8.4.28</td>
<td>Vector Power – Real</td>
<td>80</td>
</tr>
<tr>
<td>8.4.29</td>
<td>Modify Co-processor Rounding Mode</td>
<td>81</td>
</tr>
<tr>
<td>8.4.30</td>
<td>Vector Scale – Real</td>
<td>81</td>
</tr>
<tr>
<td>8.4.31</td>
<td>Vector Square Root – Real</td>
<td>81</td>
</tr>
<tr>
<td>8.4.32</td>
<td>Vector Subtract – Real</td>
<td>81</td>
</tr>
<tr>
<td>8.5</td>
<td>Environment</td>
<td>82</td>
</tr>
<tr>
<td>8.6</td>
<td>IMS F000B Product Components</td>
<td>82</td>
</tr>
<tr>
<td>8.6.1</td>
<td>Distribution media</td>
<td>82</td>
</tr>
<tr>
<td>8.6.2</td>
<td>Documentation</td>
<td>82</td>
</tr>
<tr>
<td>8.7</td>
<td>Error Reporting And Field Support</td>
<td>82</td>
</tr>
<tr>
<td>8.8</td>
<td>References</td>
<td>82</td>
</tr>
</tbody>
</table>
9 IMS F001B GPIB libraries .................................................. 83
  9.1 Introduction ........................................................................ 84
  9.2 Product Overview ............................................................. 84
    9.2.1 IMS F001B command format ........................................... 85
    9.2.2 Using IMS F001B ............................................................ 87
  9.3 Operating environment ...................................................... 92
  9.4 IMS F001B Product Components .......................................... 92
    9.4.1 Distribution media ......................................................... 92
    9.4.2 Documentation ............................................................... 92
  9.5 Error Reporting And Field Support ..................................... 92

10 IMS F002B SCSI libraries .................................................... 93
  10.1 Introduction ....................................................................... 94
    10.1.1 SCSI overview ............................................................. 94
  10.2 Product Overview ............................................................ 95
    10.2.1 IMS B422 Device Driver .............................................. 95
    10.2.2 Initialisation Interface .................................................. 95
    10.2.3 Initiator Mode Interface ............................................... 96
      Common Command Set ....................................................... 96
    10.2.4 Target Mode Interface .................................................. 97
    10.2.5 Diagnostic tests ........................................................... 98
    10.2.6 Initialisation Interfaces ................................................ 98
  10.3 Incorporation into a user program ...................................... 98
    Incorporation of initiator mode into a user program ................... 98
  10.4 Simple Initiator mode example .......................................... 99
    Configuration ........................................................................ 99
  10.5 List of supplied procedures .............................................. 103
  10.6 Performance ..................................................................... 104
  10.7 Compatibility .................................................................... 105
  10.8 Operating environment .................................................... 106
  10.9 IMS F002B Product Components ........................................ 106
    10.9.1 Distribution media ......................................................... 106
    10.9.2 Documentation ............................................................... 106
  10.10 Error Reporting And Field Support .................................. 107
  10.11 References ..................................................................... 107

11 IMS F003A 2D Graphics libraries ......................................... 109
  11.1 Introduction ....................................................................... 110
  11.2 Product Overview ............................................................ 110
    11.2.1 Summary of the IMS F003 commands ............................. 111
  11.3 Using IMS F003 ............................................................... 115
  11.4 IMS F003 Product Components .......................................... 118
    11.4.1 Distribution media ......................................................... 118
    11.4.2 Documentation ............................................................... 118
    11.4.3 Operating environment ................................................ 118
  11.5 Error Reporting And Field Support .................................. 118
### 12 IMS F007A DSP libraries and development tools

12.1 Introduction ................................. 120
12.2 Product Overview ............................ 120
  12.2.1 Library usage .......................... 120
  12.2.2 intgen – VectRAM Interface Generation Utility 121
     Running the intgen utility .................. 121
  12.2.3 ivlink – VectRAM Linker ............... 122
12.3 Supplied Routines ........................... 123
12.4 Environment .................................. 126
12.5 IMS F007A Product Components ............... 126
  12.5.1 Distribution media ..................... 126
  12.5.2 Documentation .......................... 126
12.6 Error Reporting And Field Support ............ 126
12.7 References .................................... 126
12.8 Ordering Information .......................... 126

### 13 Device Drivers and Motherboard Support Software

13.1 Product overview ............................ 128
  13.1.1 Device driver .......................... 128
  13.1.2 INMOS server ......................... 128
  13.1.3 Transputer mapping software .......... 128
  13.1.4 Switch setting support ................. 129
13.2 Product components summary .................. 129
  13.2.1 Documentation .......................... 129
     User manual ................................ 129
  13.2.2 Software ................................ 129
     Device driver ............................. 129
     INMOS iserver (with sources) ............ 129
     Transputer mapping tool ................. 129
     Motherboard switch-setting software .... 129
13.3 Product variants ............................. 129
  13.3.1 General operating requirements ........ 129
  13.3.2 Distribution media ..................... 129
     IMS S217 .................................. 129
     IMS S308 .................................. 129
     IMS S708 .................................. 129
     IMS S514 .................................. 129
13.4 OEM support .................................. 130

### 14 Network Support Software

14.1 Introduction ................................ 132
14.2 Product Overview ............................ 132
  14.2.1 Connecting transputers to computer networks 132
  14.2.2 Capabilities ............................ 132
  14.2.3 System configuration .................... 133
  14.2.4 Support for INMOS development tools .... 133
  14.2.5 Support for INMOS Ethernet connection system (IMS B300) 133
  14.2.6 Support for mixed networks of machines 133
14.3 Product Component Summary .................... 134
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>14.3.1 Documentation</td>
<td>134</td>
</tr>
<tr>
<td>User Manual</td>
<td>134</td>
</tr>
<tr>
<td>14.3.2 Software</td>
<td>134</td>
</tr>
<tr>
<td>Extended INMOS iserver</td>
<td>134</td>
</tr>
<tr>
<td>Connection server</td>
<td>134</td>
</tr>
<tr>
<td>INMOS Ethernet box configuration program</td>
<td>134</td>
</tr>
<tr>
<td>14.4 Product Variants</td>
<td>134</td>
</tr>
<tr>
<td>14.4.1 IMS S707 IBM PC</td>
<td>134</td>
</tr>
<tr>
<td>Operating requirements</td>
<td>134</td>
</tr>
<tr>
<td>Boards supported</td>
<td>135</td>
</tr>
<tr>
<td>Distribution media</td>
<td>135</td>
</tr>
<tr>
<td>14.4.2 IMS S607 VAX VMS</td>
<td>135</td>
</tr>
<tr>
<td>Operating requirements</td>
<td>135</td>
</tr>
<tr>
<td>Distribution media</td>
<td>135</td>
</tr>
<tr>
<td>14.4.3 IMS S507 Sun 3 and Sun 4</td>
<td>135</td>
</tr>
<tr>
<td>Operating requirements</td>
<td>135</td>
</tr>
<tr>
<td>Boards supported</td>
<td>135</td>
</tr>
<tr>
<td>Distribution media</td>
<td>135</td>
</tr>
<tr>
<td>14.5 Error Reporting And Field Support</td>
<td>135</td>
</tr>
<tr>
<td>Real Time Kernels and Operating Systems</td>
<td>137</td>
</tr>
<tr>
<td>15 VRTX32/T Real-time Executive</td>
<td>139</td>
</tr>
<tr>
<td>15.1 Overview</td>
<td>140</td>
</tr>
<tr>
<td>Deterministic Performance</td>
<td>140</td>
</tr>
<tr>
<td>Distributed Environment</td>
<td>140</td>
</tr>
<tr>
<td>Support</td>
<td>140</td>
</tr>
<tr>
<td>16 C Executive</td>
<td>141</td>
</tr>
<tr>
<td>16.1 C Executive For The Transputer</td>
<td>142</td>
</tr>
<tr>
<td>16.2 Benefits Of C Executive</td>
<td>142</td>
</tr>
<tr>
<td>16.3 CE VIEW</td>
<td>143</td>
</tr>
<tr>
<td>16.4 Documentation</td>
<td>143</td>
</tr>
<tr>
<td>16.5 Availability</td>
<td>143</td>
</tr>
<tr>
<td>16.6 Licensing</td>
<td>143</td>
</tr>
<tr>
<td>16.7 How To Order</td>
<td>144</td>
</tr>
<tr>
<td>Hardware Products</td>
<td>145</td>
</tr>
<tr>
<td>TRAnspurer Modules (TRAMS)</td>
<td>147</td>
</tr>
<tr>
<td>17 IMS B401 32Kbyte TRAM</td>
<td>149</td>
</tr>
<tr>
<td>17.1 IMS B401 TRAM engineering data</td>
<td>150</td>
</tr>
<tr>
<td>17.1.1 Introduction</td>
<td>150</td>
</tr>
<tr>
<td>17.1.2 Pin descriptions</td>
<td>150</td>
</tr>
</tbody>
</table>
17.1.3 Standard TRAM signals .................................................. 151
    notError (pin 11) .................................................. 151
    LinkspeedA and LinkspeedB (pins 6 and 7) .................. 151
    Link signals .................................................. 151
17.1.4 Memory configuration .............................................. 151
    Location of external memory .................................. 151
17.1.5 Mechanical details ................................................. 151
17.1.6 Installation .......................................................... 152
17.1.7 Specification ........................................................ 153
17.1.8 Ordering Information ............................................... 154

18 IMS B416 64Kbyte TRAM .................................................. 155
18.1 IMS B416 TRAM engineering data .................................... 156
    18.1.1 Introduction .................................................. 156
    18.1.2 Pin descriptions .............................................. 156
    18.1.3 Standard TRAM signals ....................................... 156
        notError (pin 11) .............................................. 156
        LinkspeedA and LinkspeedB (pins 6 and 7) ............ 156
        Link signals .............................................. 157
    18.1.4 Memory configuration ........................................ 157
    18.1.5 Mechanical details .......................................... 158
    18.1.6 Installation ................................................. 158
    18.1.7 Specification ................................................. 159
    18.1.8 Ordering Information ....................................... 159

19 IMS B410 160Kbyte TRAM .................................................. 161
19.1 IMS B410 TRAM engineering data ................................... 162
    19.1.1 Description .................................................. 162
    19.1.2 Pin descriptions ............................................ 162
    19.1.3 Standard TRAM signals ..................................... 163
        notError (pin 11) ............................................ 163
        LinkspeedA and LinkspeedB (pins 6 and 7) ........... 163
        Link signals ............................................ 163
    19.1.4 Memory configuration ....................................... 163
    19.1.5 Mechanical details ........................................ 164
    19.1.6 Installation ................................................ 165
    19.1.7 Specification ................................................. 166
    19.1.8 Ordering Information ....................................... 166

20 IMS B411 1Mbyte TRAM .................................................... 167
20.1 IMS B411 TRAM engineering data .................................. 168
    20.1.1 Description .................................................. 168
    20.1.2 Pin descriptions ............................................ 168
    20.1.3 Standard TRAM signals ..................................... 168
        notError (pin 11) .......................................... 168
        LinkSpeedA and LinkSpeedB (pins 6 and 7) ..... 169
        Link signals ............................................ 169
    20.1.4 Memory configuration ....................................... 169
    20.1.5 Mechanical details ........................................ 170
    20.1.6 Installation ................................................ 170
    20.1.7 Specification ................................................. 171
21 IMS B404 2Mbyte TRAM ............................................. 173

21.1 IMS B404 TRAM engineering data .................................. 174
21.1.1 Introduction ................................................ 174
21.1.2 Pin descriptions ............................................. 174
21.1.3 Standard TRAM signals
notError (pin 11) ............................................. 175
LinkSpeedA and LinkSpeedB (pins 6 and 7) ......................... 175
Link signals ................................................ 175
21.1.4 Subsystem signals ............................................ 175
21.1.5 Memory configuration ........................................ 176
Location of external memory ........................................ 176
Subsystem register locations ....................................... 176
21.1.6 Mechanical details ........................................... 177
21.1.7 Installation ................................................ 178
21.1.8 Specification ................................................. 179
21.1.9 Ordering Information ......................................... 179

22 IMS B428 2Mbyte TRAM ............................................. 181

22.1 IMS B428 TRAM engineering data .................................. 182
22.1.1 Introduction ................................................ 182
22.1.2 Pin descriptions ............................................. 182
22.1.3 Standard TRAM signals
notError (pin 11) ............................................. 183
LinkSpeedA and LinkSpeedB (pins 6 and 7) ......................... 183
Link signals ................................................ 183
22.1.4 Subsystem signals ............................................ 183
22.1.5 Memory configuration ........................................ 184
Subsystem register locations ....................................... 184
22.1.6 Mechanical details ........................................... 185
22.1.7 Installation ................................................ 186
22.1.8 Specification ................................................. 187
Notes .......................................................... 187
22.2 Ordering Information ............................................. 187

23 IMS B417 4Mbyte TRAM ............................................. 189

23.1 IMS B417 TRAM engineering data .................................. 190
23.1.1 Introduction ................................................ 190
23.1.2 Pin descriptions ............................................. 190
23.1.3 Standard TRAM signals
notError (pin 11) ............................................. 191
LinkSpeedA and LinkSpeedB (pins 6 and 7) ......................... 191
Link signals ................................................ 191
23.1.4 Subsystem signals ............................................ 191
23.1.5 Memory configuration ........................................ 192
Location of external memory ........................................ 192
Subsystem register locations ....................................... 192
23.1.6 Mechanical details ........................................... 193
23.1.7 Installation ................................................ 194
23.1.8 Specification ................................................. 195
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>23.1.9</td>
<td>Ordering Information</td>
<td>195</td>
</tr>
<tr>
<td>24</td>
<td>IMS B426 4Mbyte TRAM</td>
<td>197</td>
</tr>
<tr>
<td>24.1</td>
<td>Description</td>
<td>198</td>
</tr>
<tr>
<td>24.2</td>
<td>Pin descriptions</td>
<td>198</td>
</tr>
<tr>
<td>Notes:</td>
<td></td>
<td>198</td>
</tr>
<tr>
<td>24.3</td>
<td>Standard TRAM signals</td>
<td>198</td>
</tr>
<tr>
<td>24.3.1</td>
<td>notError (pin 11)</td>
<td>198</td>
</tr>
<tr>
<td>24.3.2</td>
<td>LinkSpeedA and LinkSpeedB (pins 6 and 7)</td>
<td>199</td>
</tr>
<tr>
<td>24.3.3</td>
<td>Link signals</td>
<td>199</td>
</tr>
<tr>
<td>24.4</td>
<td>Memory configuration</td>
<td>199</td>
</tr>
<tr>
<td>24.5</td>
<td>Mechanical details</td>
<td>200</td>
</tr>
<tr>
<td>24.6</td>
<td>Installation</td>
<td>200</td>
</tr>
<tr>
<td>24.7</td>
<td>Specification</td>
<td>201</td>
</tr>
<tr>
<td>Notes:</td>
<td></td>
<td>201</td>
</tr>
<tr>
<td>24.8</td>
<td>Ordering Information</td>
<td>202</td>
</tr>
<tr>
<td>25</td>
<td>IMS B427 8Mbyte TRAM</td>
<td>203</td>
</tr>
<tr>
<td>25.1</td>
<td>Description</td>
<td>204</td>
</tr>
<tr>
<td>25.1.1</td>
<td>Pin descriptions</td>
<td>204</td>
</tr>
<tr>
<td>Notes:</td>
<td></td>
<td>204</td>
</tr>
<tr>
<td>25.1.2</td>
<td>Standard TRAM signals</td>
<td>204</td>
</tr>
<tr>
<td>25.2</td>
<td>notError (pin 11)</td>
<td>204</td>
</tr>
<tr>
<td>25.3</td>
<td>LinkSpeedA and LinkSpeedB (pins 6 and 7)</td>
<td>205</td>
</tr>
<tr>
<td>25.4</td>
<td>Link signals</td>
<td>205</td>
</tr>
<tr>
<td>25.5</td>
<td>Subsystem signals</td>
<td>205</td>
</tr>
<tr>
<td>25.5.1</td>
<td>Memory configuration</td>
<td>205</td>
</tr>
<tr>
<td>Subsystem register locations</td>
<td></td>
<td>205</td>
</tr>
<tr>
<td>25.5.2</td>
<td>Mechanical details</td>
<td>206</td>
</tr>
<tr>
<td>25.5.3</td>
<td>Installation</td>
<td>207</td>
</tr>
<tr>
<td>25.5.4</td>
<td>Specification</td>
<td>208</td>
</tr>
<tr>
<td>Notes:</td>
<td></td>
<td>208</td>
</tr>
<tr>
<td>25.5.5</td>
<td>Ordering Information</td>
<td>208</td>
</tr>
<tr>
<td>26</td>
<td>IMS B408 Frame store TRAM</td>
<td>209</td>
</tr>
<tr>
<td>26.1</td>
<td>IMS B408 TRAM engineering data</td>
<td>210</td>
</tr>
<tr>
<td>26.1.1</td>
<td>Introduction</td>
<td>210</td>
</tr>
<tr>
<td>26.1.2</td>
<td>Pin descriptions</td>
<td>210</td>
</tr>
<tr>
<td>26.1.3</td>
<td>Pixel Port signals</td>
<td>212</td>
</tr>
<tr>
<td>Electrical Specification</td>
<td></td>
<td>213</td>
</tr>
<tr>
<td>26.1.4</td>
<td>Memory Map</td>
<td>213</td>
</tr>
<tr>
<td>26.1.5</td>
<td>Pixel Port control registers</td>
<td>214</td>
</tr>
<tr>
<td>26.1.6</td>
<td>Mechanical details</td>
<td>214</td>
</tr>
<tr>
<td>26.1.7</td>
<td>Installation</td>
<td>215</td>
</tr>
<tr>
<td>26.1.8</td>
<td>Specification</td>
<td>217</td>
</tr>
<tr>
<td>26.1.9</td>
<td>Ordering Information</td>
<td>217</td>
</tr>
<tr>
<td>27</td>
<td>IMS B409 Display TRAM</td>
<td>219</td>
</tr>
<tr>
<td>27.1</td>
<td>IMS B409 TRAM engineering data</td>
<td>220</td>
</tr>
</tbody>
</table>
## 30 IMS B419 Graphics TRAM

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>30.1.1</td>
<td>Introduction</td>
<td>244</td>
</tr>
<tr>
<td>30.1.2</td>
<td>Screen sizes</td>
<td>244</td>
</tr>
<tr>
<td>30.1.3</td>
<td>SubSystem signals</td>
<td>245</td>
</tr>
<tr>
<td>30.1.4</td>
<td>CVC reset register</td>
<td>245</td>
</tr>
<tr>
<td>30.1.5</td>
<td>Clock Select Register</td>
<td>245</td>
</tr>
<tr>
<td>30.1.6</td>
<td>Memory Map</td>
<td>245</td>
</tr>
<tr>
<td>30.1.7</td>
<td>Pixel clock selection</td>
<td>246</td>
</tr>
<tr>
<td>30.1.8</td>
<td>Jumper selection</td>
<td>247</td>
</tr>
<tr>
<td>30.1.9</td>
<td>Video and sync outputs</td>
<td>247</td>
</tr>
<tr>
<td>30.2</td>
<td>Graphics library software</td>
<td>248</td>
</tr>
<tr>
<td></td>
<td>Summary of CGI Graphics Library functions</td>
<td>248</td>
</tr>
<tr>
<td>30.3</td>
<td>Mechanical details</td>
<td>249</td>
</tr>
<tr>
<td>30.4</td>
<td>Pin descriptions</td>
<td>251</td>
</tr>
<tr>
<td>30.5</td>
<td>Specification</td>
<td>252</td>
</tr>
<tr>
<td>30.6</td>
<td>References</td>
<td>253</td>
</tr>
<tr>
<td>30.7</td>
<td>Ordering Information</td>
<td>253</td>
</tr>
</tbody>
</table>

## 31 IMS B420 Vector processing TRAM

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>31.1</td>
<td>Introduction</td>
<td>256</td>
</tr>
<tr>
<td></td>
<td>The IMS T800 Processor</td>
<td>256</td>
</tr>
<tr>
<td></td>
<td>The ZR34325 Vector/Signal Processor</td>
<td>256</td>
</tr>
<tr>
<td>31.2</td>
<td>Transputer memory map</td>
<td>258</td>
</tr>
<tr>
<td>31.3</td>
<td>ZR34325 memory map</td>
<td>259</td>
</tr>
<tr>
<td>31.4</td>
<td>Mechanical details</td>
<td>260</td>
</tr>
<tr>
<td>31.5</td>
<td>Specification</td>
<td>261</td>
</tr>
<tr>
<td>31.6</td>
<td>IMS F000 software library</td>
<td>262</td>
</tr>
<tr>
<td>31.6.1</td>
<td>Software support</td>
<td>262</td>
</tr>
<tr>
<td></td>
<td>IMS F000A function calls include:</td>
<td>263</td>
</tr>
<tr>
<td>31.7</td>
<td>Ordering Information</td>
<td>264</td>
</tr>
</tbody>
</table>

## 32 IMS B421 IEEE-488 GPIB TRAM

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>32.1</td>
<td>Description</td>
<td>266</td>
</tr>
<tr>
<td>32.1.1</td>
<td>The IEEE-488 standard</td>
<td>266</td>
</tr>
<tr>
<td>32.1.2</td>
<td>Companion software package IMS F001</td>
<td>266</td>
</tr>
<tr>
<td>32.2</td>
<td>Pin descriptions</td>
<td>267</td>
</tr>
<tr>
<td>32.2.1</td>
<td>Standard TRAM signals</td>
<td>267</td>
</tr>
<tr>
<td>32.2.2</td>
<td>Subsystem signals</td>
<td>268</td>
</tr>
<tr>
<td>32.3</td>
<td>Hardware features</td>
<td>269</td>
</tr>
<tr>
<td>32.3.1</td>
<td>Onboard transputer system</td>
<td>269</td>
</tr>
<tr>
<td>32.3.2</td>
<td>IEEE-488 Interface</td>
<td>269</td>
</tr>
<tr>
<td>32.3.3</td>
<td>Electrically Eraseable Read Only Memory (EEROM)</td>
<td>269</td>
</tr>
<tr>
<td>32.3.4</td>
<td>Power-up/Power-fail detection</td>
<td>269</td>
</tr>
<tr>
<td>32.3.5</td>
<td>Jumpers</td>
<td>269</td>
</tr>
<tr>
<td>32.4</td>
<td>Connector pin assignments</td>
<td>270</td>
</tr>
<tr>
<td>32.4.1</td>
<td>IEEE-488 connector J1</td>
<td>270</td>
</tr>
<tr>
<td>32.4.2</td>
<td>Auxiliary connector J2</td>
<td>272</td>
</tr>
</tbody>
</table>
32.5 Option selection jumpers .......................... 272
32.5.1 Bus address jumpers, JP1 to JP5 ............... 272
32.5.2 Device capability jumpers, JP6 and 7 .......... 273
32.5.3 Bus drive selection jumper, JP8 ............... 273
32.5.4 Data protect jumper, JP9 ....................... 273
32.6 Hardware information for programmers ........... 274
32.6.1 Memory configuration ......................... 274
  Subsystem register locations ....................... 274
32.6.2 Input port assignments ....................... 275
32.6.3 Output port assignments ....................... 276
32.6.4 GPIB control register addresses ............... 276
32.6.5 Wait states ...................................... 277
32.6.6 Internal and external reset pulse generation ... 277
32.6.7 EEROM programming ......................... 277
32.7 Mechanical details ............................... 278
32.8 Installation ..................................... 280
32.9 Specification ................................... 281
32.10 Ordering information ............................ 281

33 IMS B422 SCSI TRAM ............................... 283
33.1 IMS B422 SCSI TRAM engineering data ............. 284
  33.1.1 Transputer Modules (TRAMs) .................. 284
  33.1.2 Pin descriptions ............................ 284
    ClockIn .......................................... 284
    LinkOut0-3 ...................................... 285
    LinkIn0-3 ...................................... 285
    LinkSpeedA, LinkSpeedB ........................... 285
    Reset ........................................... 285
    Analyse ....................................... 285
    notError ....................................... 285
  33.1.3 A Brief Description of the Small Computer System Interface ... 286
  33.1.4 SCSI Capabilities ............................ 286
  33.1.5 Connecting the IMS B422 to a SCSI bus ........ 286
  33.1.6 IMS B422 hardware .......................... 287
  33.1.7 Memory map .................................. 287
  33.1.8 IMS F002 board support software ............. 288
  33.1.9 Structure .................................... 288
  33.1.10 IMS B422 Device Driver ....................... 289
  33.1.11 Initialisation Interface ....................... 289
  33.1.12 Initiator Mode Interface ..................... 289
  33.1.13 Target Mode Interface ....................... 291
  33.1.14 Software Distribution ....................... 291
  33.1.15 Mechanical details ......................... 291
  33.1.16 Installation ................................ 292
  33.1.17 Specification ................................ 294
  33.1.18 References ................................ 294
  33.1.19 Ordering Information ......................... 294

34 IMS B429 Video Image Processing TRAM (VIP) .............. 295
34.1 Introduction .................................... 296
34.2 Architecture .................................... 296
38.1.1 Description ................................................. 322
38.1.2 TRAM Slots ............................................. 322
38.1.3 System Services ......................................... 323
38.1.4 Micro Channel bus interface
   Link interface ............................................. 324
   Host system services ..................................... 324
   Interrupts ................................................. 324
38.1.5 Configuration ........................................... 325
38.1.6 Specifications ......................................... 325
   Mechanical Details ........................................ 325
   Thermal Information ....................................... 325
   Operating and Storage Environments ....................... 325
   Electrical Details ........................................ 325
38.1.7 Memory Map ............................................. 325
38.1.8 Connector Pin Assignments
   J3 pin assignments ......................................... 326
38.1.9 References ............................................. 326
38.1.10 Ordering Information ................................. 327

39 IMS B014 VMEbus slave card .................................. 329
  39.1 Description ............................................. 330
     VMEbus Interface ......................................... 330
     Interrupts ................................................. 330
     IMS C004 Control ......................................... 330
     System Services Organisation .............................. 330
  39.2 Specification ........................................... 331
     Mechanical details ....................................... 331
     Thermal details .......................................... 331
     Operating and Storage Environments ....................... 331
     Electrical details ....................................... 331
     VMEbus capability ....................................... 332
  39.3 Ordering Information ................................. 332

40 IMS B016 VMEbus Master/Slave ................................. 333
  40.1 Introduction ............................................ 334
     VME Bus .................................................. 334
     IMS T801 Transputer ..................................... 335
  40.2 Description ............................................. 335
     IMS T801 and private SRAM ................................. 335
     Primary Control Registers ................................ 335
     MAP–RAM .................................................. 336
     Dual–Access DRAM ......................................... 337
     Byte Multiplexor ......................................... 337
     VME Features ............................................ 338
     F–ROM ..................................................... 339
     Serial Ports ............................................. 339
     PEX Boards .............................................. 340
     Real–Time Clock .......................................... 340
     Resets and Transputer System Services .................... 341
     The Front Panel ........................................ 342
  40.3 'Hard' Configuration Information .......................... 343
40.4 Memory Maps .............................................................. 344
40.5 Specification ............................................................... 347
  40.5.1 Mechanical and Thermal Details ................................. 347
  40.5.2 Electrical Details .................................................. 348
  40.5.3 VMEbus capability .................................................. 348
40.6 Connector Pin Assignments .............................................. 349
40.7 References ..................................................................... 351
40.8 Ordering Information ....................................................... 351

41 IMS B015 NEC 9800 series PC Board ................................. 353
  41.1 Description ................................................................. 354
    41.1.1 Link connections ................................................... 354
    41.1.2 Link speed selection .............................................. 354
    41.1.3 System Services .................................................... 355
    41.1.4 Up, Down, and Subsystem ....................................... 355
    41.1.5 PC interface ........................................................ 356
    41.1.6 IO Address .......................................................... 356
    41.1.7 Reset, Analyse and Error registers .............................. 356
    41.1.8 Interface link ....................................................... 357
      Interrupts .................................................................. 357
    41.1.9 External power supplies ......................................... 358
  41.2 External Connections ...................................................... 359
  41.3 Specification ............................................................... 360
  41.4 Ordering Information ....................................................... 360

42 IMS B012 Double extended eurocard ................................. 361
  42.1 IMS B012 Double Eurocard Motherboard engineering data .... 362
    42.1.1 Introduction ......................................................... 362
    42.1.2 Hardware Description .............................................. 362
      Link Connections ........................................................ 362
      P1 Links .................................................................. 365
      Switch Configuration Transputer .................................. 367
      Reset, Analyse and Error ............................................. 368
      Link Termination ......................................................... 369
      Error Lights ................................................................ 370
      User Power Connector ................................................ 371
      Uncommitted Pins ....................................................... 371
  42.2 Specifications .............................................................. 373
    Mechanical Details ....................................................... 373
    Thermal Information ..................................................... 373
  42.3 Ordering Information ....................................................... 373

43 IMS B018 TRAM motherboard ............................................. 375
  Ordering Information ........................................................ 376

44 IMS B300 Ethernet connection system ............................... 377
  44.1 IMS B300 Network connection system engineering data ....... 377
    44.1.1 Interfaces ............................................................ 377
44.1.2 Diagnostic Interfaces ........................................ 377
44.1.3 Protocols .................................................. 378
44.1.4 Performance ............................................... 378
44.1.5 Specification .............................................. 378
44.1.6 Ordering information ...................................... 378

Associated Hardware Products ...................................... 379

45 IMS B250 VME Rack ............................................. 381
  45.1 Front panel .................................................. 382
  45.2 Specification ............................................... 382
  45.3 Ordering Information ....................................... 382

46 IMS CA12 Card Frame Adapter ................................... 383
Ordering Information .................................................. 383

47 Cables for Board Products ....................................... 385

Application Notes .................................................... 387

48 Dual-In-Line Transputer Modules (TRAMs) ....................... 389
  (INMOS Technical Note 29)
  48.1 Background .................................................. 391
  48.2 Introduction ................................................ 392
  48.3 Functional description ...................................... 393
    48.3.1 Pinout of size1 module ................................ 393
    48.3.2 Pinout of larger sized modules ...................... 393
    48.3.3 TRAMs with more than one transputer ............... 395
    48.3.4 Extra pins ............................................ 395
    48.3.5 Subsystem signals driven from a TRAM .............. 395
      Subsystem registers ...................................... 396
      Multiple subsystems .................................... 396
    48.3.6 Memory parity ........................................ 397
    48.3.7 Memory map .......................................... 397
  48.4 Electrical description ...................................... 398
    48.4.1 Link outputs .......................................... 398
    48.4.2 Link inputs .......................................... 398
    48.4.3 notError output ...................................... 398
    48.4.4 Reset and analyse inputs ............................ 398
    48.4.5 Clock input .......................................... 399
    48.4.6 notError input to subsystem ........................ 399
    48.4.7 GND, VCC ............................................ 399
  48.5 Mechanical description ..................................... 399
    48.5.1 Width and length .................................... 399
    48.5.2 Vertical dimensions ................................ 400
    48.5.3 Direction of cooling ................................ 402
  48.6 TRAM pins and sockets ..................................... 402
    48.6.1 Stackable socket pin ................................ 402
48.6.2 Through-board sockets 402
48.6.3 Subsystem pins and sockets 403
48.6.4 Motherboard sockets 403
48.7 Mechanical retention of TRAMs 403
48.8 Profile drawings 404

49 Module Motherboard Architecture 409
(INMOS Technical Note 49)
49.1 Introduction 411
49.2 Module motherboard architecture 411
49.2.1 Design goals 411
49.2.2 Architecture 411
49.3 Link configuration 412
49.3.1 Pipeline 412
49.3.2 IMS COO4 link configuration 413
49.3.3 T212 pipeline and COO4 control 413
49.3.4 Software link configuration 414
49.4 System control 415
49.4.1 Reset, analyse and error 415
49.4.2 Up, down and subsystem 415
49.4.3 Source of control 417
49.4.4 Clock 422
49.5 Interface to a separate host 422
49.5.1 Link interface 422
49.5.2 System control interface 423
49.5.3 Interrupts 423
49.6 Mechanical considerations 424
49.6.1 Dimensions 424
Width and length 424
Vertical dimensions 426
49.6.2 Motherboard sockets 427
49.6.3 Mechanical retention of TRAMs 427
49.6.4 Module orientation 427
49.7 Edge connectors 428

50 Developing parallel C programs for transputers 435
(INMOS Technical Note 68)
50.1 Introduction 437
50.2 What is the C toolset? 437
50.2.1 Introduction 437
50.2.2 Software toolset summary 437
50.2.3 Software design cycle — single transputer systems 438
Edit 439
Compile 439
Linking 439
Boot Strap 439
Run 439
Debugging 439
50.2.4 Software design cycle — multiple transputer systems 440
Configure 441
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>50.3</td>
<td>Example problem description</td>
<td>441</td>
</tr>
<tr>
<td>50.3.1</td>
<td>Introduction</td>
<td>441</td>
</tr>
<tr>
<td>50.3.2</td>
<td>What is configuration?</td>
<td>441</td>
</tr>
<tr>
<td>50.4</td>
<td>Using the Dx214 C toolset</td>
<td>442</td>
</tr>
<tr>
<td>50.4.1</td>
<td>Introduction</td>
<td>442</td>
</tr>
<tr>
<td>50.4.2</td>
<td>C parallel processing library extensions</td>
<td>442</td>
</tr>
<tr>
<td>50.4.3</td>
<td>Parallel version on one transputer, all in C</td>
<td>443</td>
</tr>
<tr>
<td></td>
<td>Setting up a process</td>
<td>444</td>
</tr>
<tr>
<td></td>
<td>Running the processes in parallel</td>
<td>445</td>
</tr>
<tr>
<td></td>
<td>Channel communications</td>
<td>445</td>
</tr>
<tr>
<td></td>
<td>The master process</td>
<td>446</td>
</tr>
<tr>
<td></td>
<td>The worker process</td>
<td>447</td>
</tr>
<tr>
<td></td>
<td>Building the upper case example</td>
<td>448</td>
</tr>
<tr>
<td></td>
<td>Running the single processor version</td>
<td>448</td>
</tr>
<tr>
<td>50.4.4</td>
<td>Configuring a multi-processor version using icconf</td>
<td>449</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>449</td>
</tr>
<tr>
<td></td>
<td>Introducing some new tools</td>
<td>449</td>
</tr>
<tr>
<td></td>
<td>The master process</td>
<td>450</td>
</tr>
<tr>
<td></td>
<td>The worker process</td>
<td>451</td>
</tr>
<tr>
<td></td>
<td>Connecting to the external configuration channels</td>
<td>451</td>
</tr>
<tr>
<td></td>
<td>Writing a configuration script</td>
<td>452</td>
</tr>
<tr>
<td></td>
<td>Declaring the physical hardware</td>
<td>454</td>
</tr>
<tr>
<td></td>
<td>Showing physical interconnect</td>
<td>454</td>
</tr>
<tr>
<td></td>
<td>Interface description</td>
<td>454</td>
</tr>
<tr>
<td></td>
<td>Wiring things up</td>
<td>455</td>
</tr>
<tr>
<td></td>
<td>Pulling in the real code</td>
<td>455</td>
</tr>
<tr>
<td></td>
<td>Placing the processes onto processors</td>
<td>455</td>
</tr>
<tr>
<td></td>
<td>Building the example</td>
<td>455</td>
</tr>
<tr>
<td></td>
<td>Running the multi-processor version</td>
<td>456</td>
</tr>
<tr>
<td>50.5</td>
<td>Conclusions</td>
<td>456</td>
</tr>
<tr>
<td>50.6</td>
<td>Differences between 3L and icc concurrency library</td>
<td>457</td>
</tr>
<tr>
<td></td>
<td>Upgrading code to IMS Dx214 from IMS D711</td>
<td>457</td>
</tr>
<tr>
<td>50.7</td>
<td>Useful hints when writing Dx214 C toolset programs</td>
<td>458</td>
</tr>
<tr>
<td>50.7.1</td>
<td>What if the program will not run?</td>
<td>458</td>
</tr>
<tr>
<td>50.8</td>
<td>References</td>
<td>459</td>
</tr>
</tbody>
</table>

## Appendices

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Quality and Reliability</td>
<td>463</td>
</tr>
<tr>
<td>B</td>
<td>Software Licensing</td>
<td>465</td>
</tr>
<tr>
<td>C</td>
<td>Product Reference Tables</td>
<td>467</td>
</tr>
<tr>
<td>C.1</td>
<td>Table of Composite Products</td>
<td>467</td>
</tr>
<tr>
<td>C.2</td>
<td>Table of Board Products and Associated Software</td>
<td>467</td>
</tr>
</tbody>
</table>

## Indexes

469
Preface

Development tools and system products are important and developing areas of application for INMOS devices. The Transputer Development and iq Systems Databook has been published to provide detailed information on the INMOS product range.

The databook comprises an overview, engineering data and applications information for the current range of development tools and systems products.

INMOS provide a wide range of development tools including compilers, toolsets and development kits. A diverse range of software is also available. INMOS systems products provide powerful development platforms for system designers interested in high density, high performance, design simplicity and cost effectiveness.

In addition to development tools and systems products, the INMOS product range also includes transputer products and high performance graphics devices. For further information concerning INMOS products please contact your local SGS-THOMSON sales outlet.
Systems
Products
overview
1.1 Introduction

The SGS-THOMSON Microelectronics Group is a major supplier of a wide range of semi-conductor devices and commands leading market positions in many product areas. The acquisition of INMOS has strengthened SGS-THOMSON’s portfolio. INMOS, based in the UK, operates in the same way as all other divisions of SGS-THOMSON and services its customers through the SGS-THOMSON sales network.

INMOS is a recognised leader in the development and design of high-performance integrated circuits and is a pioneer in the field of parallel processing. Components are manufactured and designed to satisfy the most demanding of current applications and also provide an upgrade path for future applications. Current designs and development will meet the requirements of systems in the next decade. Computing requirements essentially comprise high performance, flexibility and simplicity of use. These characteristics are central to the design of all INMOS products.

INMOS has a consistent record of innovation over a wide product range and, together with its parent company SGS-THOMSON Microelectronics, supplies components to system manufacturing companies in the USA, Europe, Japan and the Far East. INMOS products include a range of microprocessors called transputers, a range of systems products known as iq systems and high performance graphics devices. The corporate headquarters, product design team and worldwide sales and marketing management are based at Bristol, UK.

The SGS-THOMSON Microelectronics Group is constantly upgrading, improving and developing its product range and is committed to maintaining a global position of innovation and leadership.

The Transputer Development and iq Systems Databook has been published to assist in the choice of transputer development support products available for SUN, VAX and PC users and to give detailed information on the range of INMOS iq systems products specifically designed for integration into end-user systems. INMOS iq systems business is dedicated to supplying and servicing the systems builder with innovative and high quality modular products.

Design engineers will find it convenient to use this book in conjunction with The Transputer Databook, one of a series of product specific databooks which detail the INMOS product range.

1.2 Innovation and Quality

The INMOS transputer family of microprocessors is the industry standard in the field of multi-processing. The family consists of a range of powerful VLSI devices which all adhere to the same basic architecture incorporating a processor, memory and communication links for direct connection to other transputers.

Multiprocessor systems can be constructed from a collection of transputers operating concurrently and communicating through links. Unlike all other microprocessor implementations currently commercially available, additional bus arbitration logic is not required.

INMOS provides a wide range of tools to support development on the transputer. These have been designed to enable users to easily evaluate transputers and develop systems smoothly within the shortest possible timescales. Development tools include C, FORTRAN and PASCAL compilers and development packages based on the OCCAM compiler. A wide range of software is also available from third parties, including products such as Ada, VRTX and C Executive, overviews for which are included in this databook. Details of other third party software products for the transputer may be found in The Transputer White Pages Directory, available from your local SGS-THOMSON sales outlet. INMOS provides technical field support, software training courses and a comprehensive software support service.

INMOS has further exploited the power of the transputer architecture and technology by providing a range of modular hardware products for integration into end-user systems and for use as development platforms for general transputer projects. These TRAMs (TRAnsputer Modules) are part of the total INMOS iq systems strategy to fully support the systems builder in terms of innovation and quality for INMOS products and service.

Technical expertise in design and manufacturing of transputer silicon and associated software provides an excellent basis for a professional system product range. INMOS has been a successful supplier of
silicon products to the electronics industry for many years and fully recognises the importance of service and quality in the high technology business sectors. In a demanding and competitive marketplace INMOS is fully aware of the critical importance to the system builder of reliable products and effective supplier support.

The experience, expertise and innovation of INMOS combined with the full support and resources of its parent multinational company, SGS-THOMSON Microelectronics, results in a stable yet efficient business foundation.

1.3 TRAMS (TRAnsputer Modules)

The INMOS TRAM concept was introduced during 1987 to exploit some of the major benefits of the transputer and parallel processing.

TRAMS are small, cost effective sub-assemblies of transputers and other circuitry (often RAM) with a very simple but efficient 16 signal interface standard profiled in modular sizes. The interface accommodates 4 serial INMOS links for inter-processor communication, power supply and system signals.

With this standard, TRAMS may be mounted onto a variety of motherboards which provide specific host interface hardware. Each motherboard can connect to a number of TRAMS and provides facilities for configuring a network of TRAMS to the user specified topology under software control. A software package is provided for motherboards which allows this task to be undertaken with the minimum of effort.

The TRAM architecture offers many advantages over conventional system configurations. The following features are included:

- An industry standard yet simple multiprocessor interface
- Upgradability at incremental cost
- Maximum flexibility of cost/performance with minimal real-estate

This modular philosophy will continue to be enhanced with new products on current and future silicon technology.

1.3.1 Standard Interface

The electrical interface to every TRAM product consists of 16 signal pins meeting a standard electrical and mechanical format. All TRAMS are based upon a single module profile with a defined pin layout. This single format is known as Size 1. Larger TRAMS are simply multiple sizes of this format with the same pin spacing. This published format will be maintained for future INMOS TRAM development and has already been adopted by many third party developers to extend the range of TRAM options and hosts.

1.3.2 Upgradability

Upgradability has been a major attraction for customers both for development and end product applications. TRAMS are becoming known as a futureproof solution. Investment made today using TRAMS, with respect to software and hardware engineering, can be regarded as an investment for future designs. The transputer's unique ability to distribute application software by booting networks via the links enables TRAMS to fully exploit current hardware technology and, at the same time, liberate software development from hardware constraints of cost, real-time performance and compute power. For example, a system designed today by the system integrator may be very efficiently enhanced at some time in the future as a result of a change in his end market demand. This can be achieved in two ways:

- Replace existing TRAMS with faster transputer TRAMS as they become available (eg, T805-25 to T805-30)
- Add additional TRAMS to the existing hardware
In either case the system cost is incremental and it is possible to operate with the same original application software by simply reconfiguring and booting the new network. Using traditional sequential multiprocessor solutions the second approach would inevitably result in a complete system hardware and software re-design, significant expansion in board area and a drawn out time to market.

1.3.3 Flexibility

Many system designers exploit the modularity of TRAMs to provide a range of products meeting varieties of performance/cost demand mix. For example, due to the modularity of the hardware and software, a customer may develop a low budget product and a high performance product from the same range of components. In addition, the same design can be used across the INMOS range of motherboards or specific customer designed motherboards which conform to the TRAM specification. This results in a single design being able to exploit a wide range of host environments and markets.

Unlike other architectural implementations, this flexibility can be achieved utilising just one application software package. A further advantage of this approach is the commonality of TRAM components within each end product type. This offers the system builder significant savings by minimising inventory holding.

1.3.4 Evaluation

Customers investing in the TRAM architecture for transputer evaluation purposes have the opportunity to immediately investigate the performance and characteristics of new transputer silicon as it becomes available.

1.4 Quality and Reliability

A description of the SGS-THOMSON Microelectronics approach to Quality and Reliability is included later in this databook. The subject is comprehensively detailed in the SGS-THOMSON Quality and Reliability publication SURE 5. This program is applied totally to all INMOS products.
Development Systems
Software Development Tools
occam cross-development systems for IBM PC, NEC PC, Sun 3, Sun 4 and VAX hosts

KEY FEATURES

- occam compiler for INMOS transputer family of processors
- Tools to support separate compilation (linker, librarian)
- Tools for creating and loading multiprocessor programs
- Breakpointing and post-mortem symbolic debugger for multiprocessor programs
- Automatic make file generator
- T425 transputer simulator
- Scientific libraries
- Support for all types of transputer (32 and 16 bit)
- Support for mixed networks containing different transputer types
- Support for assembler inserts in occam programs
- Support for mixed language programming
- Tools to support preparation of programs for EPROM
- Consistent tools across PC, VAX VMS, Sun 3, and Sun 4 hosts

APPLICATIONS

- Embedded systems (both single and multiple transputers)
- Evaluation of transputers for concurrent applications
- Scientific programming
- Education in concurrent programming
2.1 Introduction

The OCCAM programming language is a high-level language which supports the design and implementation of concurrent systems on networks of processors. The OCCAM language is described in the following publication:


The INMOS OCCAM toolset provides a complete OCCAM cross-development system for the INMOS transputer family of microprocessors. The toolset can be used to build parallel programs for single transputers and for multi-transputer networks consisting of arbitrary mixtures of transputer types. Programs developed with the toolset are both source and binary compatible across all host development machines. The INMOS OCCAM toolset is available for four development platforms:

- IMS D7205  OCCAM toolset for IBM and NEC PC under DOS  Single user licence
- IMS D6205  OCCAM toolset for VAX VMS  Multi-user licence
- IMS D5205  OCCAM toolset for Sun 3 under SunOS  Multi-user licence
- IMS D4205  OCCAM toolset for Sun 4 under SunOS  Multi-user licence

This data sheet gives a technical overview of the OCCAM toolset. Firstly a number of examples are shown to illustrate how parallel programs and multi-processor programs can be written using the OCCAM language. An overview of the tools and libraries provided in the toolset is given, followed by a summary of the documentation and software components of the toolset. A list of the major improvements over the previous OCCAM toolset product is included. Finally the operating requirements and distribution media for each of the PC, VAX and Sun products are specified, together with details on the licensing and support of the products.

2.2 Mapping OCCAM Programs Onto Transputer Networks

The OCCAM programming model consists of parallel processes communicating through channels. Channels connect pairs of processes and allow data to be passed between them. Each process can be built from a number of parallel processes, so that an entire software system can be described as a process hierarchy. Each channel has a **PROTOCOL** which determines the types of messages that may flow across it. This model is consistent with many modern software design methods.

Figure 2.1 shows a collection of four processes communicating over channels. The **multiplexor** process communicates with a host computer and hands out work to be done to one of three **worker** processes. Results from the workers are then returned to the host by the multiplexor. The following examples show how this collection of processes can be described in OCCAM and how the OCCAM program can be mapped onto a network of processors.

The OCCAM example in Figure 2.2 illustrates how to program the collection of parallel processes in Figure 2.1. It assumes that the multiplexor and worker processes have been compiled and the code has been placed in the transputer code files **mux.tco** and **worker.tco**.
The **occam** compiler in the toolset can be used to compile the program shown in Figure 2.2 and produce a code file to run on a single transputer. Alternatively it may be desirable to distribute the program over a network of processors. The program can be mapped onto a network using the configuration tools. A *configuration language* is used to describe the transputer network, and the mapping of the **occam** program onto the transputer network.

The following two examples illustrate how to configure the example program for a transputer network. In both cases we assume the `multiplexor` and `worker` processes in the software network have been compiled and linked into files `mux.lku` and `worker.lku` respectively. Two hardware networks are considered: the single processor network shown in Figure 2.3 and the four-processor network shown in Figure 2.5.

Figure 2.4 shows the configuration text for mapping the software network in Figure 2.1 onto the hardware shown in Figure 2.3: a single T800 with 1 Mbyte of memory, connected to the host by link 0. In this example all the processes run on the root transputer. It might be useful to test this configuration before moving to a four-processor network.

Figure 2.6 shows the configuration text for mapping the software network on to the hardware shown in Figure 2.5; four T800s, each with 1 Mbyte of memory. In this example the `multiplexor` process runs on the root transputer while the individual `worker` processes run on each of the other transputers.
Each configuration example includes a NETWORK description section which describes how a particular network is connected. Since many applications can be run on identical networks it may be appropriate to include this definition from a standard file. The NETWORK description is followed by a CONFIG section which is virtually identical to the parallel process structure shown in Figure 2.2. The parallel process structure has been extended with PROCESSOR directives indicating which processor is to run each process. The description of the software network is almost identical in both cases; only the allocation of the worker processes is different.

Figure 2.3 Hardware Network 1

```
VAL M IS 1024*1024:
NODE root:
ARC hostlink:
NETWORK ONE.PROCESSOR
  DO
    SET root(type, memsize := "T800", 1*M)
    CONNECT root[link][0] TO HOST WITH hostlink :
  #INCLUDE "hostio.inc"
  #USE "mux.lku"
  #USE "worker.lku"
CONFIG
  [3]CHAN OF SP worker.in, worker.out:
  CHAN OF SP hostinput, hostoutput:
  PLACE hostinput, hostoutput ON hostlink:
  PAR
    PROCESSOR root
      multiplexor(hostinput, hostoutput, worker.out, worker.in)
  PAR i = 0 FOR 3
    PROCESSOR root
      worker(worker.in[i], worker.out[i])
```

Figure 2.4 Software Configuration 1
VAL M IS 1024*1024:
NODE root:
[3]NODE p:
ARC hostlink:
NETWORK FOUR.PROCESSOR
DO
  SET root(type, memsize := "T800", 1*M)
  CONNECT root[link][0] TO HOST WITH hostlink
  DO i = 0 FOR 3
    DO
      SET p[i](type, memsize := "T800", 1*M)
      CONNECT root[link][i+1] TO p[i][link][0]
    :;
#INCLUDE "hostio.inc"
#USE "mux.lku"
#USE "worker.lku"
CONFIG
CHAN OF SP hostinput, hostoutput:
PLACE hostinput, hostoutput ON hostlink:
[3]CHAN OF SP worker.in, worker.out:
PAR
  PROCESSOR root
    multiplexor(hostinput, hostoutput, worker.out, worker.in)
  PAR i = 0 FOR 3
    PROCESSOR p[i]
      worker(worker.in[i], worker.out[i])
  :;
2.3 Product Overview

2.3.1 occam 2 development system

The occam 2 compiler supports the full occam 2 language as defined in the occam 2 reference manual. In addition to type checking the compiler will check programs to ensure that variables and communication channels are being used correctly in parallel components of a program. This detects many simple programming errors at compile time. The language provides support for low-level programming, including the allocation of variables to specific memory addresses, and the inclusion of transputer assembly code.

The compiler will generate code for the full range of transputer types; IMS M212, T212, T222, T225, T400, T414, T425, T800, T801, and T805. Since the different processor types share a common core of instructions it is possible to create compiled code which will run on a range of processors.

A program may be compiled in one of several 'error modes' which determine the behaviour of the program when a run-time error occurs. A mode which supports the use of the post-mortem debugger may be chosen; in this mode the network will come to a halt when a run-time error occurs. A compiler option allows all error checking to be removed from time-critical or proven parts of a program, and unchecked parts can be called from within a checked system.

The processor target, error mode and other compilation options are specified by command line switches.

Collections of procedures and functions can be compiled separately with the occam 2 compiler. Separately compiled units may be collected together into libraries. The linker is used to combine separately compiled units into a program to run on a single processor. The linker supports selective loading of library units, and the linking of components written in other programming languages.

The toolset supports the use of make, a program building tool available under UNIX and other operating systems. The input to make is a 'Makefile' which describes how a program is to be built from its parts, and make rebuilds those parts of the program which have changed. In the occam toolset a tool called Imakef is provided which will generate a Makefile automatically from the occam program text. This guarantees that the Makefile is consistent with the program sources.

To create a multi-transputer program, the mapping of the processes to processors can be described in the configuration description. This description is processed by a pair of tools called the configurer and the collector. The configurer checks the description, and passes information to the collector on how the program code and data should be mapped onto the network. The collector creates the bootstrap and routing information necessary to load the entire network, and stores this, along with the compiled code, in a program code file. The program code file can be sent to one transputer in a network, and the program will automatically boot all the processors in the network and distribute the application code to them.

A server program on the host, called the Iserver, can be used to load programs on to transputer networks. Once loaded, the programs start automatically. The server supports access to the host terminal and file system from the transputer network.

A compiled and configured program may be run on a network under the control of an interactive debugger. One processor in the network is used to run the debugger. Breakpoints may be set in the program on any processor in the network. Processes stopped at breakpoints may be examined and continued.

As an alternative to loading the program code from a host, the program code may be placed into an EPROM. The program code for a whole network of processors may be booted and loaded from a single processor with a ROM. The program code file may be converted to an industry standard format for programming EPROMs, using the EPROM tools in the toolset.

If the transputer network halts because of a run-time error, or if the user interrupts the server, the symbolic network debugger may be used, in post-mortem mode, to investigate the state of the network in terms of the program source text.

A transputer network may consist of any combination of processor types; a network containing a number of different types is called a mixed network. The configuration tools, EPROM support tools and debugging tools all support mixed networks.
2.3.2 Libraries

The OCCAM toolsets provide a wide range of OCCAM libraries, including mathematical functions, string operations and input/output functions. The libraries support similar functions across the full range of transputer types, making it easy to port software between transputer types. Sources of most of the libraries are provided, for adaptation if required.

The libraries provided are listed below.

OCCAM compiler library

This is the basic OCCAM run-time library. It includes: multiple length arithmetic functions; floating point functions; IEEE arithmetic functions; 2D block moves; bit manipulation; cyclic redundancy checks; code execution; arithmetic instructions. The compiler will automatically reference these functions if they are required.

snglmath.lib, dblmath.lib

Single and double length mathematics functions (including trigonometric functions). These libraries use floating point arithmetic and will produce identical results on all processors. The OCCAM source code is also provided.

tbmaths.lib

Mathematical functions optimised for the T414, T425 and T400 processors. These functions provide slightly different results to the Maths library above but within the accuracy limits of the function specifications. The OCCAM source code is also provided.

string.lib

String manipulation procedures. The OCCAM source code is also provided.

hostlo.lib

Procedures to support access to the host terminal and file system through the file server. The OCCAM source code is also provided.

streamio.lib

Procedures to read and write using input and output streams. The OCCAM source code is also provided.

msdos.lib

Procedures to access certain DOS specific functions through the file server. The functions are specific to the IBM PC. The OCCAM source code is also provided.

crc.lib

Procedures to calculate the cyclic redundancy check (CRC) values of strings.

convert.lib

Procedures to convert between strings and numeric values.

xlink.lib

Procedures implementing link communications which can recover after a communication failure.

debug.lib

Procedures supporting the insertion of debugging messages and assertions within a program, for use with the interactive debugger.
2.3.3 Mixed language programs

It is often appropriate in the development of a large system to use a mixture of programming languages. For example, it may be necessary to preserve an investment in existing C code, while using OCCAM to express the concurrency and communication within the system.

The OCCAM programming model provides an excellent vehicle for building mixed language systems where the components built in each language can be clearly defined with a simple interface. The OCCAM toolset can be used to bind these components together and distribute them over a network of transputers.

The OCCAM toolset supports calling C functions directly from OCCAM. It is possible to call C functions which require static data or heap; some OCCAM procedures are provided to set up OCCAM arrays for use as static or heap area for collections of C functions.

The associated INMOS ANSI C toolset allows OCCAM procedures and (single valued) OCCAM functions to be called from C just like other C functions. In addition OCCAM programs can be mixed with C programs at the configuration level.

2.3.4 Debugging

The OCCAM toolset provides three debugging tools: an interactive symbolic debugger, a post-mortem symbolic debugger, and an interactive T425 simulator.

Interactive symbolic debugging

The interactive debugger provides source level interactive debugging of a program running on a network of processors. The debugger supports breakpoints at the OCCAM or C source code level. Breakpoints may be set on any processor in the network. The state of any halted process in the network can be examined symbolically. Variables – both scalar and arrays – may be read or written symbolically. The call stack can be examined to determine the nesting of procedure calls and parallel process instantiation. Channels can be inspected. If another process is waiting on a channel it is possible to inspect the state of the waiting process, even if it is on another processor. The debugger will automatically switch between OCCAM and C when debugging a mixed language program.

The interactive debugger also provides low-level examination of memory on any processor in the network.

Post-mortem symbolic debugging

The post-mortem debugger can be used to examine the state of a transputer network symbolically. The debugger works with exactly the same code as will run in the final product; there is no additional code inserted to support debugging. This allows debugging in those circumstances where the program works under simulation or interactive debugging, but fails when run normally. After a program has halted or been interrupted by the developer, the state of the network can be preserved so that the post-mortem debugger can be run. The post-mortem debugger will support direct analysis of the network, or allow the state of the network to be saved in a dump file for later analysis. The post-mortem debugger supports the same symbolic and machine level browsing functions as the interactive debugger.

Both the interactive debugger and the post-mortem debugger run on a transputer. When doing interactive debugging, a processor must be allocated to the debugger, in addition to the target network. When doing post-mortem debugging, the state of one of the processors must be saved before running the post-mortem debugger on it.

T425 simulation

The T425 simulator is a simulation of the IMS T425 processor connected to a host running the Iserver. It allows transputer programs to be executed on the host machine (except in the case of the IBM PC toolset which uses a transputer board to run the simulator), and supports machine level debugging of transputer code.
The machine level debugging support includes: breakpoints and single stepping at machine code level, browsing memory in different forms including disassembled machine code, access to registers and processor queues.

The transputer simulator can be used to run transputer programs on the Sun 3, Sun 4 or VAX. Code for a transputer network can usually be re-configured for a single processor (as shown in section 2), allowing the simulator to be used to try out multi-processor programs as well as single processor programs.

A batch mode is provided for running test suites.

2.3.5 Optimised code generation

The OCCAM compiler implements a wide range of code optimisation techniques:

**Constant folding.** The compiler evaluates all constant expressions at compile time.

**Workspace allocation.** Frequently used variables are placed at small offsets in workspace, thus reducing the size of the instructions needed to access them, and hence increasing the speed of execution.

**Dead-code elimination.** Code that cannot be reached during the execution of the program is removed.

**Peephole optimisation.** Code sequences are selected that are the fastest for the operation.

**Instruction scheduling.** Where possible the compiler exploits the internal concurrency of the transputer. In particular integer and floating point operations can be overlapped to exploit the parallel execution of the integer processor and floating point processor on the T800 series.

**Constant caching.** Some constants have their load time reduced by placing them in a constant table.

**CASE statements.** The compiler can generate a number of different code sequences to cover the dense ranges within the total range.

**Inline code** Procedures and functions can optionally be implemented as inline code.

The compiler and linker provide features which allow programmers to make good use of the transputer's on-chip RAM.

2.3.6 Assembler Inserts

The OCCAM toolset provides an assembler insert facility. The assembler insert facility supports

- Access to full instruction set of the transputer
- Symbolic access to OCCAM variables
- Pseudo-operations to load multiple values into registers
- Ability to load results of OCCAM expressions to registers
- Labels and jumps
- Directives to access particular workspace values
2.3.7 D700 transputer development system support

The D700 transputer development system (TDS) is a fully integrated development system for OCCam and transputers. Some software is provided with the OCCam toolset to support migration from the D700:

- D700 folded file flattening tools.
- Tool for altering library usage directives to toolset style.
- Libraries to support existing D700 functions in toolset programs.

2.3.8 Improvements over previous releases

The D7205, D6205, D5205, and D4205 OCCam toolsets represent a considerable improvement over the D705B, D605A and D505A toolset releases. A summary is provided below.

- Sun 4 host is now supported.
- Compatible with the new INMOS ANSI C toolset release (IMS D7214, D6214, D5214, D4214): identical object format and many tools in common.
- Improved mixing of C and OCCam.
- Faster execution.
- Multiple error detection by the compiler rather than by a separate tool.
- Interactive debugging on the target network, including breakpoints, and the ability to examine and modify the state of processes.
- Improved configuration language, supporting separate descriptions of hardware and software, and automatic placement of channels on links.
- Inline procedures and functions.
- Improved assembler insert support.
- Full EPROM support included in toolset.
- Improvements in runtime libraries.

With the longer term in mind the object file format for this release has been changed from previous releases. Conversion tools are provided to convert old format object files into the new format, but to use the new features of the toolset existing code should be recompiled into the new format.

2.4 OCCam Toolset Product Components

2.4.1 Documentation

- Delivery manual
- User manual
- Toolset handbook
- OCCam 2 language reference manual
- Tutorial introduction to OCCam
2.4.2 Software Tools

- *oc, llink, libr*: **OCCAM** compiler, linker and librarian
- *imakef, ilist*: Makefile generator and binary lister program
- *occonf, icollect*: configuration tools
- *ilsim, ldebug, lskip, ldump*: debugging tools
- *lserv*: INMOS host server program
- *leprom, lemit*: EPROM and memory interface programming tools
- *lcvlink, lcvemlt*: conversion tools for old file formats
- *lflat, lflist, lidirect*: TDS conversion tools

2.4.3 Software libraries

- **OCCAM** compiler libraries
- *snglmath, dblmath*: mathematics functions (includes sin, cos, etc.)
- *tbmaths*: mathematics functions optimised to run on T414, T425 and T400
- *string*: string manipulation procedures
- *hostlo*: file and terminal i/o procedures
- *streamlo*: file and terminal stream i/o procedures
- *msdos*: access to certain MS-DOS calls
- *crc*: CRC calculation procedures
- *convert*: string-number conversion procedures
- *xlink*: extraordinary link handling procedures
- *debug*: debugging procedures.
- *streamco*: TDS conversion library

2.4.4 Source code

- **OCCAM** example programs
- Source of makefile generator
- Source of server program
- **OCCAM** library sources

2.5 Product Variants

2.5.1 IMS D7205 IBM PC and NEC PC version

Although the PC tools are invoked as if they were ordinary PC resident tools, they actually run on a transputer board plugged into the PC. A number of the tools are additionally provided in a form which will run directly on the PC.
Operating requirements

You will need one of the following configurations:

- IBM PC XT or AT with 512Kbyte memory, an IMS B008 Motherboard, plus a transputer module with 2 Mbytes of memory (e.g. IMS B404-3)
- NEC PC-9801 with 512Kbyte memory, an IMS B015 Motherboard, plus a transputer module with 2 Mbytes of memory (e.g. IMS B404-3).

In each case you will require:

- DOS 3.0 or later
- 9 Mbyte of free disk space

The interactive symbolic debugger requires a 2 Mbyte IMS B404 TRAM in addition to the target network.

Distribution media

Software is distributed on two media systems (both of which are supplied in the product):

- 360 Kbyte (48TPI) 5.25 inch IBM format floppy disks
- 720 Kbyte 3.5 inch IBM format floppy disks.

2.5.2 IMS D6205 VAX VMS version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Operating requirements

For hosted cross-development you will need:

- VAX VMS 5.0 or later
- 10 Mbytes of free disk space.

For loading target systems and target debugging you will need one of the following:

- A third party interface board supporting a connection to a 32 bit transputer with 2 Mbytes of memory
- An IBM PC cross development system, plus DECNET connection.

Distribution media

Software is distributed on a TK50 tape cartridge in VMS backup format.

2.5.3 IMS D5205 Sun 3 version, IMS D4205 Sun 4 version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.
Operating requirements

For hosted cross-development and debugging you will require:

- A Sun 3 or Sun 4 workstation or server
- SunOS 4.0.3 or later
- 10 Mbytes of free disk space.

For loading target systems and remote debugging you will require one of the following:

- IMS B014 VME motherboard with 2 Mbyte IMS B404 TRAM
- IBM PC development system plus PC-NFS.
- IMS B016 VME master board, (a very high performance interface of up to 4 transputer networks can be constructed using this board).

The interactive symbolic debugger requires a 2 Mbyte IMS B404 TRAM in addition to the target network.

Distribution media

Sun 3 software is distributed on DC600A data cartridges 60 Mbyte, QIC-11, tar format.

Sun 4 software is distributed on DC600A data cartridges 60 Mbyte, QIC-24, tar format.

2.6 Licensing Information

Multi-user licences are available for the D4205 (Sun 4 version), D5205 (Sun 3 version), and D6205 (VAX VMS version). No licence fee is charged for including the binary of the INMOS libraries in software products. Example programs, and other sources provided, may be included in software products. Full licensing details are available from SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.

2.7 Problem Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
ANSI C cross-development systems for IBM PC, NEC PC, Sun 3, Sun 4 and VAX hosts

KEY FEATURES

- Full ANSI C compiler (X3.159-1989)
- Validated against Plum Hall validation suite
- Excellent compile time diagnostics
- Optimised code generation
- Support for parallelism
- Support for all INMOS processors (32 and 16 bit)
- Interactive symbolic debugging for transputer networks
- Post-mortem symbolic debugging for transputer networks
- T425 simulator
- Support for assembler inserts
- Support for EPROM programming
- Consistent tools across PC, VAX VMS, Sun 3, and Sun 4 hosts

APPLICATIONS

- Embedded systems (both single and multiple transputers)
- Porting of existing software and packages
- Evaluation of transputers for concurrent applications
- Scientific programming
3.1 Introduction

The following discussion outlines the use and features of the ANSI C toolset in moderate technical detail. In particular examples are included to illustrate how easily parallel programs and multi-processor programs can be built using the ANSI C toolset. A summary of the documentation and tools provided in the toolset is given. Finally the operating requirements and distribution media for each of the PC, VAX and Sun products are specified.

3.2 Product Overview

The INMOS C Toolsets provide complete C cross-development systems for transputer targets. They can be used to build parallel programs for single transputers and for multi-transputer networks consisting of arbitrary mixtures of transputer types. Programs developed with the toolset are both source and binary compatible across all host development machines. The INMOS ANSI C Toolset is available for four development platforms:

- IMS D7214 ANSI C Toolset for IBM and NEC PC under PCDOS
- IMS D6214 ANSI C Toolset for VAX VMS
- IMS D5214 ANSI C Toolset for Sun 3 under SunOS 4.0.3
- IMS D4214 ANSI C Toolset for Sun 4 under SunOS 4.0.3

3.2.1 How programs are built

C programs may be separately compiled. Separately compiled units may optionally be collated into libraries. The linker links separately compiled units and libraries into fully resolved main program units. Collections of communicating main program units may be distributed across networks of transputers using the configuration tools. The results of configuration may be either loaded down a transputer link using the host server or converted to an industry standard EPROM format for programming EPROMs. In addition to loading programs down a transputer link, the host server program provides access to host operating system facilities through a remote procedure call mechanism. This method is used to support the full ANSI C run time library. The server program is provided in C source code to allow extension by developers. For developers using a make program, a tool `makef` is provided which will generate a Makefile automatically. This automates the build process and guarantees that the Makefile is consistent with program sources.

3.2.2 ANSI C compilation system

Compiler operation

The compiler operates from a host command line interface. The preprocessor is integrated into the compiler for fast execution. The compile time diagnostics provided by the compiler are truly excellent. These include type checking in expressions and type checking of function arguments.

ANSI conformance

The INMOS ANSI C Toolset supports the full standard language as defined in X3.159-1989. The key extensions and functions which are in the ANSI standard but not in the original definition of C by Kernighan and Ritchie are:

- Prototypes to define function parameters.
- Better definition of the preprocessor.
- At least 31 characters are significant in identifiers. For external names, the limit is 6 characters.

The ANSI C toolset implementation allows arbitrarily long identifiers, the first 256 characters of which are significant.
• Trigraphs introduced for use by some character sets which do not have some of the normal C characters.

• Data items can be declared **const** or **volatile**.

• Support for special character sets (especially Asian ones).

• Enumerations introduced.

• Implementation limits accessible from header files.

• Structures can be assigned, passed to functions and returned from them.

The compiler passes all the tests in the validation suite from Plum Hall. The compiler will be validated by the British Standards Institution (BSI). The validation will be recognised across Europe by the French (AF-NOR) and Italian (IMO) Standards Institutes. The USA National Institute of Standards and Technology (NIST) is expected to recognise the validation in due course.

**Optimised code generation**

The ANSI C toolset achieves up to a 15 to 20 percent improvement in program execution speed over previous INMOS C compilers as measured by an internal set of program benchmarks. The compiler implements a wide range of code optimisation techniques.

**Constant folding.** The compiler evaluates all integer and real constant expressions at compile time.

**Workspace allocation.** Frequently used variables are placed at small offsets in workspace, thus reducing the size of the instructions needed to access them, and hence increasing the speed of execution.

**Dead-code elimination.** Code that cannot be reached during the execution of the program is removed.

**Peephole optimisation.** Code sequences are selected that are the fastest for the operation. For example, single precision floating variables are moved using the integer move operations.

**Instruction scheduling** Where possible the compiler exploits the internal concurrency of the transputer. In particular integer and floating point operations can be overlapped to exploit the parallel execution of the integer processor and floating point processor on the T800 series.

**Constant caching.** Some constants have their load time reduced by placing them in a constant table.

**Unnecessary jumps** are eliminated.

**Switch statements** can generate a number of different code sequences to cover the dense ranges within the total range.

**Special idioms** that are better on transputers are chosen for some code sequences.

**Libraries**

The full set of ANSI libraries is provided for all processor types.

The standard library operates in **double** precision. Versions of the mathematical functions are provided that operate on **float** arguments and return **float** values. These libraries provide improved performance for applications where performance requirements override accuracy requirements.

The standard C mathematical functions provided use the same code as in the OCCAM compiler. This ensures identical results and accuracy for all compilers supported by INMOS.
A reduced C library is supplied to minimize code size for embedded systems applications. This library is appropriate for processes which do not need to access host operating system facilities.

Collections of functions can be compiled separately with the INMOS C compiler and then combined into a library. The linker is used to combine separately compiled functions into a program to run on a single processor. The linker supports selective loading of library units.

**Mixed language programs**

The ANSI C toolset allows OCCAm procedures and (single valued) OCCAm functions to be called from C just like other C functions.

The associated OCCAm toolset supports calling C functions directly from OCCAm. Functions which require access to static variables are supported.

OCCAm and C processes may be freely mixed when configuring a program for a single transputer or a network of transputers.

**Assembler inserts**

The ANSI C toolset provides a very powerful assembler insert facility. The assembler insert facility supports

- Access to full instruction set of the transputer
- Symbolic access to C variables (automatic and static)
- Pseudo operations to load multiword values into registers
- Loading results of C expressions to registers using the pseudo operations.
- Labels and jumps
- Directives for instruction sizing, stack access, return address access etc.

1. Pragmas are provided to tell the compiler not to generate the hidden static link parameter (required by C but not by occam), and to change the external name of a function (occam procedures and functions may have names which are not legal C function names)
/* Example program */

#include <process.h>
#include <misc.h>
#include <stdlib.h>

/* Define prototypes for process functions */

void fmux (Process*, Channel*, Channel*, Channel *[], Channel *[], int);
/* process, hostin, hostout, in, out, no_workers */

void fwkr (Process*, Channel*, Channel*, int);
/* process, in, out, worker_id */

/* Main program */

int main (int argc, char *argv[], char *envp[],
    Channel *in[], int inlen, Channel *out[], int outlen)
{
    int i;

    /* Declare processes and channels */
    Channel *hostin, *hostout, *wkr_in[3], *wkr_out[3];
    Process *mux, *wkr[3];

    /* Allocate channels */
    hostin = in[1];
    hostout = out[1];
    for (i = 0; i < 3; ++i) {
        wkr_in[i] = ChanAlloc ();
        wkr_out[i] = ChanAlloc ();
    }

    /* Allocate processes */
    mux = ProcAlloc (fmux, 0, 5, hostin, hostout, wkr_in, wkr_out, 3);
    for (i = 0; i < 3; ++i) {
        wkr[i] = ProcAlloc (fwkr, 0, 3, wkr_in[i], wkr_out[i], i);
    }

    /* Start the processes running in parallel */
    ProcPar (mux, wkr[0], wkr[1], wkr[2], NULL);
    exit (0);
}

Figure 3.2 Parallel Processes in C

3.2.3 Target systems

The compiler will generate code for the full range of transputers: IMS M212, T212, T222, T225, T400, T414, T425, T800, T801, and T805.

The processor target type and other compilation options are specified by command line switches. Libraries may contain code compiled for several different target processors. The linker will select the correct unit at link time. The compiler, linker and librarian additionally support code compiled to run on a range of processor types achieving a space saving in libraries.
Mixed networks may consist of any combination of any processor types. The configuration tools, eprom support tools and interactive and post-mortem debugging tools all support mixed networks.

3.2.4 Support for parallelism

The ANSI C toolset supports parallelism on individual transputers, and parallelism across networks of transputers.

By using library calls parallel processes may be created dynamically. Processes may be created individually in which case the function call will return immediately with the called process executing concurrently with the calling process, or created as a group, in which case the function call return will indicate completion of all processes within the group.

Processes have their own stack space (typically allocated from the heap of the main process) but share static and heap space. Processes created in this way can communicate by message passing over channels or by shared data protected by semaphores. Processes may be created at high and low priority levels. Interrupt routines are typically implemented as high priority processes. Functions are provided to read a message from one of a list of channels (implementing the occam ALT construct), to timeout on channel input, and to access the high and lower priority timers built into the transputer. The microcoded transputer scheduler provides extremely efficient scheduling of these processes.

The example in Figure 3.2 illustrates how to program the collection of parallel processes shown diagrammatically in Figure 3.1. The functions fmux and fwkr contain the executable code of the processes. These processes will communicate using message passing functions.

The linker can produce processes in the form of fully linked processes. These processes can be distributed over a network of processors using the configuration tools. The processes may communicate by message passing over channels.

A configuration language is used to describe the transputer network, the network of processes and interconnections, and the mapping of the processes onto the transputer network. Multiple processes may be mapped onto the same transputer. Communicating processes must reside on the same or adjacent processors, and only one pair of channels may be placed on a transputer link.

Two examples illustrate just how easy it is to configure programs for transputers. In both cases we assume the mux and wkr processes in the software network have been compiled and linked into file mux.lku and wkr.lku respectively.

Figure 3.4 shows the configuration text for mapping the software network in Figure 3.1 onto the hardware shown in Figure 3.3: a single T800 with 1 Mbyte of memory, connected to the host by link 0. In this example all the processes run on the root transputer.
ANSI C Toolset

/* Configuration example 1 */
/* Hardware description */

T800 (memory = 1M) root;
connect root.link[0] to host; /* Host is pre-defined edge */
/* Software description */

/* Define process memory sizes and interfaces */
process (stacksize = 2K, heapsize = 16k); /* Define defaults */
rep i = 0 for 3
   process (interface (input in, output out, int id)) wkr[i];
process (interface (input hostin, output hostout,
     input in[3], output out[3])) mux;

/* Define external channels, interconnections and parameters */
input hostinput; /* Host channel edges */
output hostoutput;
connect mux.hostin to hostinput; /* Host channel connections */
connect mux.hostout to hostoutput;
rep i = 0 for 3
   { wkr[i] (id = i); /* Set worker process id parameter*/
      connect mux.in[i] to wkr[i].out;
      connect mux.out[i] to wkr[i].in;
   }
/* Mapping description */

/* Define linked file units for processes */
use "mux.lku" for mux;
rep i = 0 for 3
   use "wkr.lku" for wkr[i];

/* Map processes to processors and external channels to edges */
rep i = 0 for 3
   place wkr[i] on root;
   place mux on root;
   place hostinput on host;
   place hostoutput on host;

Figure 3.4 Software Configuration 1

Figure 3.6 shows the configuration text for mapping the software network on to hardware shown in Figure 3.5; four T800s with 1 Mbyte of memory. In this example the mux process runs on the root transputer while the individual wkr processes run on each of the node transputers.

Only four lines of the configuration examples are different, the description of the software network is the same in both cases. Regardless of the target configuration it will always be possible to reconfigure the application for a single transputer, providing a useful first stage for target debugging.

The configuration tools can create a multi-processor program from this configuration description and the linked process units. Bootstraps and program distribution code is automatically added resulting in a program which will distribute itself across a transputer network with no additional programming required by
Multi-processor programs can be loaded from a host machine using the `lserv`er program, or can be converted into a range of industry standard EPROM file formats for programming into EPROM.

The interactive and post-mortem symbolic debugging tools support both forms of parallelism; parallel library and configuration level.

![Figure 3.5 Hardware Network 2](image)

### 3.2.5 Debugging

The ANSI C toolset provides three debugging tools: a T425 simulator, an interactive symbolic debugger, and a post-mortem symbolic debugger. The simulator provides debugging functions on the host machine while the interactive and post-mortem debuggers provide debugging on transputer target machines.

#### T425 simulation

The T425 simulator is a machine level simulation of the T425 processor connected to a host running the `lserv`er. It allows transputer code to be executed on the host machine (except in the case of the IBM PC toolset which uses a transputer board to run the simulator).

The simulator provides machine level debugging support including: breakpoints and single stepping at machine code level, browsing memory in different forms including disassembled machine code, access to registers and processor queues. As explained previously, code for an arbitrary transputer network can always be configured for a single processor allowing the simulator to be used for multi-processor programs in addition to single processor programs.

A batch mode is provided for running test suites.

#### Interactive symbolic debugging

The interactive debugger provides source level interactive debugging across a mixed network of processors. The debugger supports breakpoints at the C or OCCAM source code level. Breakpoints may be set on any processor in the network. The state of any halted process in the network can be examined symbolically. Variables may be read or written symbolically, C expressions may be evaluated allowing
access to `struct` fields and pointer chasing. The stack can be backtraced to examine the nesting of function calls; it is even possible to backtrace through the calls which create parallel threads to the parent processes. Channel variables can be inspected. If another process is waiting on a channel it is possible to jump through the channel and inspect the state of the waiting process, even if it is on another processor. The debugger will automatically switch between OCCAM and C when debugging a mixed language program.

The interactive debugger provides all the machine level facilities of the simulator for every processor in the network (with the exception of machine level single stepping and register modification).

```c
/* Configuration example 2 */

/* Hardware description */
T800 (memory = 1M) root, p[3];
connect root.link[0] to host; /* Host link connection */
rep i = 0 for 3
  connect root.link[i + 1] to p[i].link[0];

/* Software description */

/* Define process memory sizes and interfaces */
process (stacksize = 2K, heapsize = 16K); /* Define defaults */
rep i = 0 for 3
  process (interface (input in, output out, int id) wkr[i];
  process (interface (input hostin, output hostout,
    input in[3], output out[3])) mux;

/* Define external channels, interconnections and parameters */
input hostinput; /* Host channel edges */
output hostoutput;
connect mux.hostin to hostinput; /* Host channel connections */
connect mux.hostout to hostoutput;
rep i = 0 for 3
  { wkr[i] (id = i); /* Set worker process id parameter*/
    connect mux.in[i] to wkr[i].out;
    connect mux.out[i] to wkr[i].in;
  }

/* Mapping description */

/* Define linked file units for processes */
use "mux.lku" for mux;
rep i = 0 for 3
  use "wkr.lku" for wkr[i];

/* Map processes to processors and external channels to edges */
rep i = 0 for 3
  place wkr[i] on p[i];
  place mux on root;
  place hostinput on host;
  place hostoutput on host;
```

Figure 3.6 Software Configuration 2
Post-mortem symbolic debugging

The post-mortem debugger can be used to examine the state of a transputer network symbolically. The debugger works with exactly the same code as will run in your final product; there is no additional code inserted to support debugging. This supports the cases where the program works under simulation, works when debugging is compiled in, but fails when the debugging is removed. After a program has halted or been interrupted by the developer, the state of the network can be preserved so that the post-mortem debugger can be run. The post-mortem debugger will support direct analysis of the network, or allow the state of the network to be saved in a dump file for later analysis. The post-mortem debugger supports the same symbolic and machine level browsing functions as the interactive debugger.

Both the interactive debugger and the post-mortem debugger require a transputer to run. The simulator will run directly on Sun 3, Sun 4 and VAX hosts.

3.2.6 Improvements over previous releases

The D7214, D6214, D5214, and D4214 ANSI C toolsets represent a considerable improvement over the D711, D611 and D511 Parallel C compilers. A summary is provided below.

- ANSI C rather than K & R C.
- Faster code generated.
- Tools execute native on Sun and VAX hosts.
- Faster execution of compiler.
- New debugging tools: including interactive symbolic debugger with breakpoint support, improved post-mortem debugging, and transputer simulation on the host machine.
- Configuration language updated ready to support next generation transputers.
- Improved parallel library support.
- Improved mixing of C and occam.
- Improved assembler insert support.
- EPROM support included.
- Makefile generator included.

With the longer term in mind the object file format for this release has been improved. Conversion tools are provided to convert old format object files into the new format. Given the performance improvements offered, it is recommended that where possible existing code should be recompiled into the new format.

The parallel library has been completely redesigned and now correctly supports the OCCAM PAR and ALT constructs, and semaphores now work across different process priorities. The old thread library has been included to ease transition to the new structure. This will not be supported in future releases of the software.

3.3 ANSI C Toolset Product Components

3.3.1 Documentation

- Delivery manual
- User manual
- Reference manual
- ANSI C toolset handbook
3.3.2 Software Tools

- **icc, link, libr** – ANSI C compiler, linker and librarian
- **imakef, ilist** – Makefile generator and binary lister program
- **lconf, lcollect** – configuration tools
- **islm, idebug, lskip, ldump** – debugging tools
- **lserv** – INMOS host server program
- **leprom, lemit** – eprom and memory interface programming tools
- **lcvtlink, lemicvt** – conversion tools for old file formats

3.3.3 Software libraries

- **libc.lib** – Full ANSI library plus parallel support
- **libcred.lib** – Reduced library for embedded systems
- **centry.lib** – Mixed language support library

3.4 Product Variants

3.4.1 IMS D7214 IBM PC version

Although the PC tools are invoked as if they were ordinary PC resident tools, they actually run on a transputer board plugged into the PC. A number of the tools are additionally provided in a form which will run directly on the PC.

**Operating requirements**

You will need one of the following configurations:

- IBM PC XT or AT with 512Kbyte memory, an IMS B008 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3)
- NEC PC-9801 with 512Kbyte memory, an IMS B015 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3).

In each case you will require:

- DOS 3.0 or later
- 7 Mbyte of free disk space

The interactive symbolic debugger requires an additional 2 Mbyte IMS B404 TRAM. The simulator and symbolic post-mortem debugger do not require this additional TRAM.

**Distribution media**

Software is distributed on two media systems:

- 360 Kbyte (48TPI) 5.25 inch IBM format floppy disks
- 720 Kbyte 3.5 inch IBM format floppy disks.

3.4.2 IMS D6214 VAX VMS version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.
Operating requirements

For hosted cross-development you will need:

- VAX VMS 5.0 or later
- 10 Mbytes of free disk space.

For loading target systems and target debugging you will need one of the following:

- A third party interface board supporting a connection to a 32 bit transputer with 2 Mbytes of memory
- An IBM PC cross development system, plus DECNET connection.

Distribution media

Software is distributed on a TK50 tape cartridge in VMS backup format.

3.4.3 IMS D5214 Sun 3 version, IMS D4214 Sun 4 version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Operating requirements

For hosted cross-development and debugging you will require:

- A Sun 3 or Sun 4 workstation or server
- SunOS 4.0.3 or later
- 10 Mbytes of free disk space.

For loading target systems and remote debugging you will require one of the following:

- IBM PC development system plus PC-NFS.

The interactive symbolic debugger requires an additional 2 Mbyte IMS B404 TRAM. The simulator and symbolic post-mortem debugger do not require this additional TRAM.

A very high performance interface to up to 4 transputer networks can be constructed using the IMS B016 VME master board.

Distribution media

Sun 3 software is distributed on DC600A data cartridges 60 Mbyte, QIC-11, tar format. Sun 4 software is distributed on DC600A data cartridges 60 Mbyte, QIC-24, tar format.

3.5 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates.

Software problem report forms are included with the software.

INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
C++ native and transputer cross-development systems for IBM PC, NEC PC, Sun 3, Sun 4 and VAX hosts

KEY FEATURES

- Conformance with the C++ 2.0 specification
- Glockenspiel C++ cross compiler targeting INMOS ANSI C compiler
- Native Glockenspiel C++ targeting host C compiler
- Support for parallelism via INMOS ANSI C libraries
- Support for all INMOS processors (32 and 16 bit)
- Interactive symbolic debugging for transputer networks
- Post-mortem symbolic debugging for transputer networks
- Support for EPROM programming
- Consistent tools across PC, VAX VMS, Sun 3 and Sun 4 hosts

APPLICATIONS

- Embedded systems (both single and multiple transputers)
- Porting of existing software and packages
- Evaluation of transputers for concurrent applications
- Scientific programming
4.1 Product Overview

Glockenspiel were the first company to license C++ from AT&T in 1985. Since then they have been developing and supporting C++ compilers and libraries.

The toolset includes a native C++ compiler and a C++ cross compiler which when used in conjunction with the INMOS ANSI C toolset can be used to program transputer networks. The product is distributed and supported by INMOS.

The INMOS C++ Toolset is available for four development platforms:

- **IMS D7217**: C++ Toolset for IBM and NEC PC under PC DOS 3.0 or later
- **IMS D6217**: C++ Toolset for VAX under VMS 5.0 or later
- **IMS D5217**: C++ Toolset for Sun 3 under SunOS 4.0.3 or later
- **IMS D4217**: C++ Toolset for Sun 4 under SunOS 4.0.3 or later

4.1.1 C++

C++ is a general purpose programming language which has evolved from C. It combines the benefits of object orientated programming with the efficiency of C.

Its benefits include:

- **Strong Type Checking**
  Help reduce coding problems

- **Encapsulation**
  Enable large applications by using C++ classes. A C++ class is a user defined type which may contain data numbers to represent the type and function members to implement operations on the type.

- **Data Abstraction**
  Ease maintenance and product evolution by restricting access to a class’s implementation details.

- **Multiple Inheritance**
  Classes may inherit properties from other classes. This enables classes (and hence effort) to be reused.

- **Dynamic Binding**
  Use function names consistently, independent of object type, as class members may be bound dynamically at run-time (virtual functions).

- **Type-Safe Linkage**
  Provides function argument checking across different compilation modules. This enables the correct function to be acquired by a linker when several alternatives are available in the presence of function overloading.

4.1.2 Use with the INMOS ANSI C Toolset

The following capabilities of the INMOS ANSI C toolset can be used from C++:

- **Transputer support library**
  Functions for creating parallel processes and communicating between them
• Multiprocessor configuration tools
  Building programs to run on networks of transputers.

4.2 Glockenspiel C++ Product Components

4.2.1 Documentation

• Installation Guide
• Comprehensive User manual
• Single A4 page quick reference guide
• Programming in C++ by Steve Dewhurst and Kathy Stark

4.2.2 Software tools

The tools have been named such that the cross-development tools share the same name as the corresponding native tool prefixed with the letter I (eg. ccxx is the native compilation driver and Iccxx is the cross-development compilation driver). This enables the switch between native and cross-development environments to be almost transparent.

In normal usage only the C++ driver will be called directly by a user.

ccxx, Iccxx C++ compilation driver
gcpp, Igcpp C++ preprocessor
cfxx, Icfxx C++ compiler
mxx, Imxx C++ constructor linker
fxx, Ifxx C++ debug information filter

4.2.3 Software Libraries

libcxx.llb C++ iostream and C++ run-time support library
libcplx.lib C++ complex math class library

4.3 Product Variants

4.3.1 IMS D7217 IBM PC version

Although the PC cross-development tools are invoked as if they were ordinary PC resident tools, they actually run on the transputer board plugged into the PC. A number of the tools are additionally provided in a form which will run directly on the PC.

Cross-development operating requirements

For hosted cross-development you will need one of the following configurations

• IBM PC AT with 512Kbyte memory, an IMS B008 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3)
• NEC PC-9801 with 512Kbyte memory, an IMS B015 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3)

In each case you will require

• DOS 3.0 or later
Software Development Tools

- IMS D7214 ANSI C Toolset (requires 7 Mbytes of free disk space)
- 3 Mbyte of free disk space

For interactive transputer symbolic debugging an additional 2Mbyte IMS B404 TRAM is required.

Native development operating requirements

For native development you will need

- 80286 PC with 640Kbyte memory and at least 1Mbyte of extended memory.
- DOS 3.0 or later
- 3 Mbyte of free disk space
- Microsoft C 6.0

Distribution media

Software is distributed on BOTH 1.2 Mbyte (96TPI) 5.25 inch IBM format floppy disks AND 1.44 Mbyte 3.5 inch IBM format floppy disks.

4.3.2 IMS D6217 VAX VMS version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Cross-development operating requirements

For hosted cross-development you will need

- VAX VMS 5.0 or later
- IMS D6214 ANSI C Toolset (requires 10 Mbytes of free disk space)
- 4 Mbytes of free disk space

For loading target systems you will require one of the following:

- A third party interface board supporting a connection to a 32 bit transputer with 2 Mbytes of memory.
- IBM PC development system plus DECNET connection

For interactive transputer symbolic debugging an additional 2Mbyte IMS B404 TRAM is required.

Native development operating requirements

For native development you will need

- VAX VMS 5.0 or later
- VAX VMS C
- 4 Mbytes of free disk space

Distribution media

Software is distributed on a TK50 tape cartridge in VMS backup format.

Licensing variants

There are different licensing variants of the Glockenspiel C++ product depending on the machine on which you wish to use the product (shown in table 4.1). Each product provides a licence for use on a single machine of the designated model type.
<table>
<thead>
<tr>
<th>Computer</th>
<th>Models</th>
<th>Variant</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC MicroVAX</td>
<td>11,2***,3***</td>
<td>IMS D6217-B</td>
</tr>
<tr>
<td></td>
<td>33**,34**</td>
<td>IMS D6217-C</td>
</tr>
<tr>
<td></td>
<td>35**,36**,38**</td>
<td>IMS D6217-D</td>
</tr>
<tr>
<td></td>
<td>39**</td>
<td>IMS D6217-E</td>
</tr>
<tr>
<td>DEC VAX</td>
<td>730</td>
<td>IMS D6217-B</td>
</tr>
<tr>
<td></td>
<td>750,780</td>
<td>IMS D6217-C</td>
</tr>
<tr>
<td></td>
<td>8250,8350,6210</td>
<td>IMS D6217-D</td>
</tr>
<tr>
<td></td>
<td>8800,8810,85**,86**,87**</td>
<td>IMS D6217-E</td>
</tr>
<tr>
<td></td>
<td>6220,6230,6310,6320,6410</td>
<td>IMS D6217-E</td>
</tr>
<tr>
<td></td>
<td>8820,6240,6330,6420</td>
<td>IMS D6217-F</td>
</tr>
<tr>
<td></td>
<td>8830,6340,6350,6430</td>
<td>IMS D6217-G</td>
</tr>
<tr>
<td></td>
<td>8840,89**,6360,6440,6450,6460</td>
<td>IMS D6217-H</td>
</tr>
<tr>
<td></td>
<td>9000</td>
<td>IMS D6217-H</td>
</tr>
<tr>
<td>VAXstation</td>
<td>11,2***,3***</td>
<td>IMS D6217-WA</td>
</tr>
<tr>
<td></td>
<td>3***</td>
<td>IMS D6217-WB</td>
</tr>
</tbody>
</table>

Table 4.1 IMS D6214 Licensing variants

4.3.3 IMS D5217 Sun 3 version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Cross-development operating requirements

For hosted cross-development you will require:

- A Sun 3 workstation or server
- SunOS 4.0.3 or later
- IMS D5214 ANSI C Toolset (requires 10 Mbytes of free disk space)
- 3 Mbytes of free disk space

For loading target systems you will require one of the following:

- IMS B014 VME motherboard with 2 Mbyte IMS B404 TRAM (eg. IMS B404-3)
- IBM PC development system plus PC-NFS

For interactive transputer symbolic debugging an additional 2Mbyte IMS B404 TRAM is required.

A very high performance interface to up to 4 transputer networks can be constructed using the IMS B016 VME master board.

Native development operating requirements

For native development you will need:

- A Sun 3 workstation or server
- SunOS 4.0.3 or later
- 3 Mbytes of free disk space
Distribution media

Sun 3 software is distributed on DC 600A data cartridges, QIC-11, tar format.

Licensing variants

There is only one licence option which provides a single machine licence for any Sun 3 machine regardless of the model.

4.3.4 IMS D4217 Sun 4 version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Cross-development operating requirements

For hosted cross-development you will require

- Sun 4 workstation or server
- SunOS 4.0.3 or later
- IMS D4214 ANSI C Toolset (requires 10 Mbytes of free disk space)
- 3 Mbytes of free disk space

For loading target systems you will require one of the following:

- IMS B014 VME motherboard with 2 Mbyte IMS B404 TRAM (eg. IMS B404-3)
- IBM PC development system plus PC-NFS

For interactive transputer symbolic debugging an additional 2Mbyte IMS B404 TRAM is required.

A very high performance interface to up to 4 transputer networks can be constructed using the IMS B016 VME master board.

Native development operating requirements

For native development you will need

- A Sun 4 workstation or server
- SunOS 4.0.3 or later
- 3 Mbytes of free disk space

Licensing variants

There are different licensing variants of the Glockenspiel C++ product depending on the machine on which you wish to use the product (shown in table 4.2). Each product provides a licence for use on a single machine of the designated model type.
Glockenspiel C++

<table>
<thead>
<tr>
<th>Computer</th>
<th>Models</th>
<th>Variant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sun 4 workstation</td>
<td>20ws, 60ws</td>
<td>IMS D4217-WA</td>
</tr>
<tr>
<td></td>
<td>40ws, 65ws, 75ws, 1**ws, 330ws</td>
<td>IMS D4217-WB</td>
</tr>
<tr>
<td></td>
<td>2**ws, 370ws, 470ws</td>
<td>IMS D4217-WC</td>
</tr>
<tr>
<td>Sun 4 server</td>
<td>60s</td>
<td>IMS D4217-WB</td>
</tr>
<tr>
<td></td>
<td>65s, 75s, 330s</td>
<td>IMS D4217-WC</td>
</tr>
<tr>
<td></td>
<td>2**s, 370s, 470s</td>
<td>IMS D4217-WD</td>
</tr>
<tr>
<td></td>
<td>390s, 490s</td>
<td>IMS D4217-WE</td>
</tr>
</tbody>
</table>

Table 4.2  IMS D4217 Licensing variants

**Distribution media**

Sun 4 software is distributed on DC 600A data cartridges, QIC-24, tar format.

**4.4 Error Reporting And Field Support**

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates.

Software problem report forms are included with the software.

INMOS has a world-wide network of sales offices, providing support for INMOS products. In some areas the support functions may be taken over by distributors or other third parties.
ANSI FORTRAN 77 cross-development systems for IBM PC, NEC PC, Sun 3, Sun 4 and VAX hosts

KEY FEATURES

- Full ANSI FORTRAN 77 (ANSI X3.9 -1978)
- Validated against FSVC78 version 2.0 from FSTC
- Excellent compile time diagnostics
- Optimised code generation
- Support for parallelism
- Interactive symbolic debugging for transputer networks
- Post-mortem symbolic debugging for transputer networks
- T425 simulator
- Consistent tools across PC, VAX VMS, Sun 3, and Sun 4 hosts

APPLICATIONS

- Scientific and Numeric programming for accelerators
- Porting of existing software and packages
- Evaluation of transputers for concurrent applications
- Embedded systems (both single and multiple transputers)
5.1 Introduction

The following discussion outlines the use and features of the ANSI FORTRAN toolset in moderate technical detail. In particular examples are included to illustrate how easily parallel programs and multi-processor programs can be built using the ANSI FORTRAN toolset. A summary of the documentation and tools provided in the toolset is given. Finally the operating requirements and distribution media for each of the PC, VAX and Sun products are specified.

5.2 Product Overview

The INMOS FORTRAN Toolsets provide complete FORTRAN cross-development systems for transputer targets. They can be used to build parallel programs for single transputers and for multi-transputer networks consisting of arbitrary mixtures of transputer types. Programs developed with the toolset are both source and binary compatible across all host development machines. The INMOS ANSI FORTRAN 77 Toolset is available for four development platforms:

- IMS D7216 ANSI FORTRAN 77 Toolset for IBM and NEC PC under PCDOS
- IMS D6216 ANSI FORTRAN 77 Toolset for VAX VMS
- IMS D5216 ANSI FORTRAN 77 Toolset for Sun 3 under SunOS 4.0.3
- IMS D4216 ANSI FORTRAN 77 Toolset for Sun 4 under SunOS 4.0.3

5.2.1 How programs are built

FORTRAN 77 programs may be separately compiled. Separately compiled units may optionally be collated into libraries. The linker links separately compiled units and libraries into fully resolved main program units. Collections of communicating main program units may be distributed across networks of transputers using the configuration tools. The results of configuration may be loaded down a transputer link using the host server. In addition to loading programs down a transputer link, the host server program provides access to host operating system facilities through a remote procedure call mechanism. The server program is provided in FORTRAN source code to allow extension by developers. For developers using a make program, a tool `imakef` is provided which will generate a Makefile automatically. This automates the build process and guarantees that the Makefile is consistent with program sources.

5.2.2 ANSI FORTRAN compilation system

Compiler operation

The compiler operates from a host command line interface. The compile time diagnostics provided by the compiler are truly excellent.

ANSI conformance

The INMOS ANSI FORTRAN 77 Toolset supports the full standard language as defined in X3.9-1978 plus a number of VAX and IBM FORTRAN extensions.

Optimised code generation

The ANSI FORTRAN 77 toolset achieves over 20 percent improvement in program execution speed over previous INMOS FORTRAN compilers as measured by an internal set of program benchmarks. The compiler implements a wide range of code optimisation techniques.

- **Constant folding.** The compiler evaluates all integer and real constant expressions at compile time.

- **Workspace allocation.** Frequently used variables are placed at small offsets in workspace, thus reducing the size of the instructions needed to access them, and hence increasing the speed of execution.
Dead-code elimination. Code that cannot be reached during the execution of the program is removed.

Peephole optimisation. Code sequences are selected that are the fastest for the operation. For example, single precision floating variables are moved using the integer move operations.

Instruction scheduling. Where possible the compiler exploits the internal concurrency of the transputer. In particular integer and floating point operations can be overlapped to exploit the parallel execution of the integer processor and floating point processor on the T800 series.

Constant caching. Some constants have their load time reduced by placing them in a constant table.

Unnecessary jumps are eliminated.

Special idioms that are better on transputers are chosen for some code sequences.

Run-Time System

The standard FORTRAN mathematical functions provided use the same code as in the OCCAM compiler. This ensures identical results and accuracy for all compilers supported by INMOS.

A reduced FORTRAN 77 run-time system is supplied to minimize code size for embedded systems applications. This library is appropriate for processes which do not need to access host operating system facilities.

Collections of functions can be compiled separately with the INMOS FORTRAN 77 compiler and then combined into a library. The linker is used to combine separately compiled functions into a program to run on a single processor. The linker supports selective loading of library units.

Mixed language programs

The ANSI FORTRAN 77 toolset allows C functions, OCCAM procedures and (single valued) OCCAM functions to be called from FORTRAN.

The associated OCCAM toolset supports calling FORTRAN functions directly from OCCAM.

FORTRAN, OCCAM and C processes may be freely mixed when configuring a program for a single transputer or a network of transputers.
5.2.3 Target systems

The compiler will generate code for the following transputers: T400, T414, T425, T800, T801, and T805.

The processor target type and other compilation options are specified by command line switches. Libraries may contain code compiled for several different target processors. The linker will select the correct unit at link time. The compiler, linker and librarian additionally support code compiled to run on a range of processor types achieving a space saving in libraries.

![Diagram of Hardware Network 1](image)

Figure 5.2 Hardware Network 1

Mixed networks may consist of any combination of any processor types. The configuration tools and interactive and post-mortem debugging tools all support mixed networks.

5.2.4 Support for parallelism

The ANSI FORTRAN 77 toolset supports parallelism on individual transputers, and parallelism across networks of transputers.

The tools support programming of farming, pipelines and data parallelisms over arrays of processors.

Processes may be created at high and low priority levels. Interrupt routines are typically implemented as high priority processes. Subroutines are provided to read a message from one of a list of channels (implementing the occam ALT construct), to timeout on channel input, and to access the high and lower priority timers built into the transputer. The microcoded transputer scheduler provides extremely efficient scheduling of these processes.

The linker can produce processes in the form of fully linked processes. These processes can be distributed over a network of processors using the configuration tools. The processes may communicate by message passing over channels.

A configuration language is used to describe the transputer network, the network of processes and interconnections, and the mapping of the processes onto the transputer network. Multiple processes may be mapped onto the same transputer. Communicating processes must reside on the same or adjacent processors, and only one pair of channels may be placed on a transputer link.

Two examples illustrate just how easy it is to configure programs for transputers. In both cases we assume the mux and wkr processes in the software network have been compiled and linked into file `mux.1ku` and `wkr.1ku` respectively.

Figure 3.4 shows the configuration text for mapping the software network in Figure 3.1 onto the hardware shown in Figure 3.3: a single T800 with 1 Mbyte of memory, connected to the host by link 0. In this example all the processes run on the root transputer.
/* Configuration example 1 */

/* Hardware description */

T800 (memory = 1M) root;
connect root.link[0] to host; /* Host is pre-defined edge */

/* Software description */

/* Define process memory sizes and interfaces */
process (stacksize = 2K, heapsize = 16k); /* Define defaults */
rep i = 0 for 3
  process (interface (input in, output out, int id)) wkr[i];
process (interface (input host in, output host out,
   input in[3], output out[3])) mux;

/* Define external channels, interconnections and parameters */
input hostinput; /* Host channel edges */
output hostoutput;
connect mux.hostin to hostinput; /* Host channel connections */
connect mux.hostout to hostoutput;
rep i = 0 for 3
  { 
    wkr[i] (id = i); /* Set worker process id parameter*/
    connect mux.in[i] to wkr[i].out;
    connect mux.out[i] to wkr[i].in;
  }

/* Mapping description */

/* Define linked file units for processes */
use "mux.lku" for mux;
rep i = 0 for 3
  use "wkr.lku" for wkr[i];

/* Map processes to processors and external channels to edges */
rep i = 0 for 3
  place wkr[i] on root;
  place mux on root;
  place hostinput on host;
  place hostoutput on host;

Figure 5.3 Software Configuration 1

Figure 3.6 shows the configuration text for mapping the software network on to hardware shown in Figure 3.5; four T800s with 1 Mbyte of memory. In this example the mux process runs on the root transputer while the individual wkr processes run on each of the node transputers.

Only four lines of the configuration examples are different, the description of the software network is the same in both cases. Regardless of the target configuration it will always be possible to reconfigure the application for a single transputer, providing a useful first stage for target debugging.

The configuration tools can create a multi-processor program from this configuration description and the linked process units. Bootstraps and program distribution code is automatically added resulting in a program which will distribute itself across a transputer network with no additional programming required by the user. Multi-processor programs can be loaded from a host machine using the iserver program.
The interactive and post-mortem symbolic debugging tools support this parallelism.

5.2.5 Debugging

The F77 toolset provides three debugging tools: a T425 simulator, an interactive symbolic debugger, and a post-mortem symbolic debugger. The simulator provides debugging functions on the host machine while the interactive and post-mortem debuggers provide debugging on transputer target machines.

T425 simulation

The T425 simulator is a machine level simulation of the T425 processor connected to a host running the iserver. It allows transputer code to be executed on the host machine (except in the case of the IBM PC toolset which uses a transputer board to run the simulator).

The simulator provides machine level debugging support including: breakpoints and single stepping at machine code level, browsing memory in different forms including disassembled machine code, access to registers and processor queues. As explained previously, code for an arbitrary transputer network can always be configured for a single processor allowing the simulator to be used for multi-processor programs in addition to single processor programs.

A batch mode is provided for running test suites.

Interactive symbolic debugging

The interactive debugger provides source level interactive debugging across a mixed network of processors. The debugger supports breakpoints at the FORTRAN, OCCAM or C source code level. Breakpoints may be set on any processor in the network. The state of any halted process in the network can be examined symbolically. Variables may be read or written symbolically. The stack can be backtraced to examine the nesting of subroutine calls. The debugger will automatically switch between FORTRAN, OCCAM and C when debugging a mixed language program.

The interactive debugger provides all the machine level facilities of the simulator for every processor in the network (with the exception of machine level single stepping and register modification).
/* Configuration example 2 */

/* Hardware description */

T800 (memory = 1M) root, p[3];
connect root.link[0] to host; /* Host link connection */
rep i = 0 for 3
  connect root.link[i + 1] to p[i].link[0];

/* Software description */

/* Define process memory sizes and interfaces */
process (stacksize = 2K, heapsize = 16k); /* Define defaults */
rep i = 0 for 3
  process (interface (input in, output out, int id)) wkr[i];
process (interface (input hostin, output hostout,
  input in[3], output out[3])) mux;

/* Define external channels, interconnections and parameters */
input hostinput; /* Host channel edges */
output hostoutput;
connect mux.hostin to hostinput; /* Host channel connections */
connect mux.hostout to hostoutput;
rep i = 0 for 3
  { wkr[i] (id = i); /* Set worker process id parameter*/
    connect mux.in[i] to wkr[i].out;
    connect mux.out[i] to wkr[i].in;
  }

/* Mapping description */

/* Define linked file units for processes */
use "mux.lku" for mux;
rep i = 0 for 3
  use "wkr.lku" for wkr[i];

/* Map processes to processors and external channels to edges */
rep i = 0 for 3
  place wkr[i] on p[i];
place mux on root;
place hostinput on host;
place hostoutput on host;

Figure 5.5 Software Configuration 2

Post-mortem symbolic debugging

The post-mortem debugger can be used to examine the state of a transputer network symbolically. The debugger works with exactly the same code as will run in your final product; there is no additional code inserted to support debugging. This supports the cases where the program works under simulation, works when debugging is compiled in, but fails when the debugging is removed. After a program has halted or been interrupted by the developer, the state of the network can be preserved so that the post-mortem debugger can be run. The post-mortem debugger will support direct analysis of the network, or allow the state of the network to be saved in a dump file for later analysis. The post-mortem debugger supports the same symbolic and machine level browsing functions as the interactive debugger.
Both the interactive debugger and the post-mortem debugger require a transputer to run. The simulator will run directly on Sun 3, Sun 4 and VAX hosts.

5.2.6 Improvements over previous releases

The D7214, D6214, D5214, and D4214 ANSI FORTRAN toolsets represent a considerable improvement over the D711, D611 and D511 Parallel FORTRAN compilers. A summary is provided below.

- Extend language features.
- Faster code generated.
- Tools execute native on Sun and VAX hosts.
- Faster execution of compiler.
- New debugging tools: including interactive symbolic debugger with breakpoint support, improved post-mortem debugging, and transputer simulation on the host machine.
- Configuration language updated ready to support next generation transputers.
- Improved mixing of FORTRAN, C and occam.
- Makefile generator included.

With the longer term in mind the object file format for this release has been improved. Conversion tools are provided to convert old format object files into the new format. Given the performance improvements offered, it is recommended that where possible existing code should be recompiled into the new format.

5.3 ANSI FORTRAN Toolset Product Components

5.3.1 Documentation

- Delivery manual
- User manual
- Reference manual
- ANSI FORTRAN 77 toolset handbook

5.3.2 Software Tools

if77, illink, illibr – ANSI FORTRAN compiler, linker and librarian
imakef, illist – Makefile generator and binary lister program
icconf, icollect – configuration tools
isim, iddebug, iskip, idump – debugging tools
iserver – INMOS host server program
icvtlink, lemicvt – conversion tools for old file formats

5.4 Product Variants

5.4.1 IMS D7216 IBM PC version

Although the PC tools are invoked as if they were ordinary PC resident tools, they actually run on a transputer board plugged into the PC. A number of the tools are additionally provided in a form which will run directly on the PC.
Operating requirements

You will need one of the following configurations:

- IBM PC XT or AT with 512Kbyte memory, an IMS B008 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3)
- NEC PC-9801 with 512Kbyte memory, an IMS B015 Motherboard, plus a transputer module with 2 Mbytes of memory (eg. IMS B404-3).

In each case you will require:

- DOS 3.0 or later
- 7 Mbyte of free disk space

The interactive symbolic debugger requires an additional 2 Mbyte IMS B404 TRAM. The simulator and symbolic post-mortem debugger do not require this additional TRAM.

Distribution media

Software is distributed on two media systems:

- 360 Kbyte (48TPI) 5.25 inch IBM format floppy disks
- 720 Kbyte 3.5 inch IBM format floppy disks.

5.4.2 IMS D6216 VAX VMS version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Operating requirements

For hosted cross-development you will need:

- VAX VMS 5.0 or later
- 10 Mbytes of free disk space.

For loading target systems and target debugging you will need one of the following:

- A third party interface board supporting a connection to a 32 bit transputer with 2 Mbytes of memory
- An IBM PC cross development system, plus DECNET connection.

Distribution media

Software is distributed on a TK50 tape cartridge in VMS backup format.
5.4.3 IMS D5216 Sun 3 version, IMS D4214 Sun 4 version

All tools are provided in a form which will run on the host machine, and in a form which will run on transputers. The exceptions to this rule are the server, which will only run on the host machine, and the target debugging tools which will only run on a transputer.

Operating requirements

For hosted cross-development and debugging you will require:

- A Sun 3 or Sun 4 workstation or server
- SunOS 4.0.3 or later
- 10 Mbytes of free disk space.

For loading target systems and remote debugging you will require one of the following:

- IBM PC development system plus PC-NFS.

The interactive symbolic debugger requires an additional 2 Mbyte IMS B404 TRAM. The simulator and symbolic post-mortem debugger do not require this additional TRAM.

A very high performance interface to up to 4 transputer networks can be constructed using the IMS B016 VME master board.

Distribution media

Sun 3 software is distributed on DC600A data cartridges 60 Mbyte, QIC-11, tar format. Sun 4 software is distributed on DC600A data cartridges 60 Mbyte, QIC-24, tar format.

5.5 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates.

Software problem report forms are included with the software.

INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
Ada cross-development systems for IBM PC, and VAX hosts

KEY FEATURES

- Full Ada Compiler (ANSI/MIL-STD 1815A)
- Validated by United States Government Joint Ada Program Office
- Support for distributed Ada applications
- Ada specific code optimisations
- Optimised run time efficiency for multi-tasking
- Support for all 32 bit INMOS processors (T4 and T8)
- Supports calling occam from Ada.
- Access to low-level programming features
- Support for EPROM programming
- Interworks with INMOS occam 2 toolset
- Consistent with native IBM PC and VAX Ada development tools

APPLICATIONS

- Embedded systems (both single and multiple transputers)
- Porting of existing software and packages
- Evaluation of transputers for concurrent applications
- Military developments
6.1 Product Overview

Version 5 of the Alsyst Ada Transputer Cross Compiler offers a complete production quality Ada environment suitable for the development real-time embedded applications. The compiler runs on all VAX, MicroVAX and VAXstations under VMS, or on an IBM PC with a transputer board. The compiler generates code for both the T800 and T400 series transputers.

The compilation system consists of: the compiler (including the high level and low level optimisers), binder, multi-library environment (family, library and unit managers), Ada run-time executive, AdaWorld (the user interface common to all Alsyst compilers), optional Ada Toolset (AdaProbe, AdaXref, AdaMake and AdaReformat), standard Ada packages and user documentation.

The compiler has been officially validated by the United States Government Ada Joint Program Office.

6.2 Product Highlights

6.2.1 Supports easy implementation of distributed Ada applications

The transputer family of processors provides an excellent architecture for developing distributed multi-processor applications. Ada programs running on separate transputers can exploit rapid interprogram communication through transputer links using the CHANNEL_IO interface.

6.2.2 Efficient sharing of Ada Libraries

The Multi-Library Environment provides a powerful and flexible way to manage Ada development efforts and share program units even across local area networks. The new Version 5 Multi-Library Environment supports re-use and distribution of software components through mechanisms that copy individual compilation units and export and import entire libraries.

6.2.3 Generates high performance, compact application code

ADA Code Generation

The compiler generates extremely high quality code for fast, compact applications. A full implementation of pragma INLINE is supported. The binder supports unused subprogram elimination, removing all code for subprograms that are not called. The High Level Optimiser excels at removing constraint checks and detecting pending execution time errors at compile time. The Low Level Optimiser further reduces code size and increases speed by removing common subexpressions and passing information to the code generator for improved stack and workspace usage.

Floating point support

Special floating point instructions are generated to exploit the speed of the built in floating point unit of the T8. For the T4 target floating point operations are emulated in software.

ADA Run Time

The ADA Run Time Executive provides complete and efficient support for executing Ada programs. Thorough and predictable storage reclamation is implemented, minimizing the application's chance of raising STORAGE_ERROR. Absolutely no execution overhead is associated with exceptions unless one is raised; call, return and block entry, exit sequences are free of exception management code and consequently very compact. Tasking support includes pragma PRIORITY, preemptive scheduling, user controllable time slicing and fairness in selective wait.

Supports low level programming features

Representation clauses to the bit level, address clauses, pragma PACK, and unchecked conversion and deallocation are among the supported features. An interface to occam 2 is provided, facilitating the development of true distributed multi-processor applications.
6.2.4 Increased development productivity

Detailed error messages are provided with clear diagnostic information and optionally, explanations and suggested fixes. Run-time error diagnostics include a full trace-back with complete calling sequence and source line information.

AdaXref provides comprehensive cross reference documentation for Ada purposes. AdaReformat can be used to automatically reformat Ada source to the style employed in the Ada reference manual, thus imposing consistency and readability of source files. AdaMake supports automatic rebuilding of Ada programs.

6.2.5 Advanced debugging support

AdaProbe is a combined source-level symbolic debugger and program viewer. It is in part a source-level symbolic debugger able to handle all Ada features, including generics and multi-tasking. Supported features include breakpoints, single-stepping and fine control over exceptions. You can also view the state of the program; AdaProbe keeps a trace of the call history and the values of all variables can be displayed and modified. AdaProbe also supports debugging at the assembly level; you can single-step through individual instructions and display and change memory locations and registers.

Alsys products, unlike many others, do not insert debug code in the executable code, which would distort its performance during testing. All information required for debugging is stored by the compiler in the repository. The Alsys approach guarantees reliable and reproducible debugging.

6.2.6 Ada predefined Input and Output

Predefined Ada Input and Output packages are supported, and performed through the INMOS iServer.

6.2.7 Transfers the loadable Ada program to the target

The application can be executed on any T8 host. A single image can be downloaded to a single T8 or T4, or a network of transputers. Downloading is achieved via the host T8 or by transfer to any iServer supported computer for execution on the target configuration.

6.3 The Alsys Ada Compilation System

The Alsys Ada compilation system is shown in figure 6.1.

6.4 Ada Compiler Toolset Product Components

6.4.1 Documentation

Alsys user documentation is comprehensive, professionally written and easy to use.

User's Guide

The User's Guide explains the use of the Compiler and Binder, detailing the procedures for compiling, binding and linking, and executing the object code. Additional User's Guides are provided with the optional Ada Toolset.

Project Development Guide

The Project Development Guide explains the Alsys Multi-Library Environment, including the use of the Family Manager, Library Manager and Unit Manager.

Installation Guide

The Installation Guide specifies the installation procedure.

Ada Reference Manual

Appendix F

Appendix F accompanies the Ada Reference Manual and describes implementation dependent issues and interfaces to other languages.

Application Developer's Guide

The Application Developer's Guide explains how to build an application and use pragma INTERFACE to occam 2.

The source code (A) is converted by the three phases of the Alsys Compiler into fast compact machine code.

The program moves from the Analyzer (B) through the Expander (E) to the Code Generator (H).

Each phase further refines and expedites the code conversion. Proprietary internal representations—Abstract Intermediate Language (C) and Code Generator Intermediate Language (F)—are used for efficiency.

The High- and Low-Level Optimizer phases (D and G) significantly improve code quality.

The compilation results in Object Code (I).

The Binder (J) joins the Object Code of separately compiled units into an Object Program, which is combined with the Run-Time Executive (O) by the Linker.

The result is an executable program (K).

Alsys supplies family, library and unit management utilities (L).

Representations of previously compiled units are imported from user-created Ada libraries (M) or from the predefined libraries provided by Alsys (N). Information about a compilation is stored in the Library for use in future compilations and by tools such as AdaProbe.

Figure 6.1 The Alsys compilation system
6.4.2 Software Components

1 Compiler 2 High Level Optimiser
3 Low Level Optimiser 4 Binder
5 Multi-Library Environment 6 Ada Run-Time Executive
7 AdaWorld 8 AdaProbe
9 AdaXref 10 AdaMake
11 AdaReformat

6.5 Product Variants

6.5.1 IBM PC Alsys Ada Compiler

Although the PC tools are invoked as if they were ordinary PC resident tools, they actually run on the transputer board plugged into the PC.

Operating requirements

- IBM PC XT or AT with 512Kbyte memory
- IMS B008 Motherboard
- Transputer module with 4 Mbytes of memory
- DOS 3.0 or later
- 30 Mbyte of free disk space
- INMOS IBM PC occam 2 toolset

Distribution media

Software is distributed on BOTH 1.2 Mbyte (48TPI) 5.25 inch IBM format floppy disks AND 1.44 Mbyte 3.5 inch IBM format floppy disks.

6.5.2 VAX VMS Alsys Ada Compiler

All tools are provided in a form which will run on the host machine.

Operating requirements

- Any VAX, MicroVAX or VAXstation
- VAX VMS 4.7 or later
- 30 Mbytes of free disk space
- INMOS VAX VMS occam 2 toolset

Distribution media

Software is distributed on a TK50 tape cartridge.
6.6 Customer Support And Upgrade Services

Alsys offers several levels of Customer Support and Upgrade Services to satisfy varied customer needs. Services include access to the electronic Alsys Customer Support Bulletin Board, automatic shipment of new releases on supported media, multiple levels of telephone support and consulting. Support is available worldwide through offices located in the United States, the United Kingdom and France.

6.7 Alsys And Ada

In 1980, after winning the historic international design competition for the creation of the Ada language itself, Dr. Jean D. Ichbiah founded Alsys. Many members of the original design team are employed at Alsys companies in the United States, United Kingdom and France. Together the companies employ over 150 people, more than 80 of whom are software developers.

Alsys offers a complete range of Ada products. AlsyEd education products include videotaped and live Ada courses and computer aided instruction. AlsyComp compiler products and AslyTool toolsets are available for a broad range of popular architectures including the Inmos transputer processor families.
For ordering information please contact the following:

**Alsys Offices and Addresses**

<table>
<thead>
<tr>
<th>Company</th>
<th>Address</th>
<th>Phone</th>
<th>Telex</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alsys, Inc.</td>
<td>67 South Bedford Street, Burlington, MA 01803</td>
<td>(617) 270-0030</td>
<td></td>
<td>(617) 270-6882</td>
</tr>
<tr>
<td>Alsys, Inc.</td>
<td>Southeast Regional Office, Reston, VA 22091</td>
<td>(703) 391-0771</td>
<td></td>
<td>(703) 391-0470</td>
</tr>
<tr>
<td>Alsys, Inc.</td>
<td>Western Regional Office, Laguna Hills, CA 92653</td>
<td>(714) 472-2410</td>
<td>(714) 472-2414</td>
<td></td>
</tr>
<tr>
<td>Alsys, S.A.</td>
<td>29, Avenue de Versailles, France</td>
<td>(33) (1) 39 18 12 44</td>
<td>Telex 697569F</td>
<td>(33) (1) 39 18 26 80</td>
</tr>
<tr>
<td>Alsys AB</td>
<td>141 22 Huddinge / Stockholm, Sweden</td>
<td>(46) (8) 746 0920</td>
<td></td>
<td>(46) (8) 774 5213</td>
</tr>
<tr>
<td>Alsys Ltd.</td>
<td>Partridge House, Henley-on-Thames, Oxon RG9 1EN, England</td>
<td>(491) 579090</td>
<td>Telex 846508 ALSHEN G</td>
<td>(491) 571866</td>
</tr>
<tr>
<td>Alsys AB</td>
<td>Patron Pehrs Väg 10, Huddinge / Stockholm, Sweden</td>
<td>(46) (8) 746 0920</td>
<td></td>
<td>(46) (8) 774 5213</td>
</tr>
<tr>
<td>Alsys AB</td>
<td>Am Rüppurrer Schloss 7, D-7500 Karlsruhe 51, Germany</td>
<td>(721) 883025</td>
<td></td>
<td>(721) 887564</td>
</tr>
</tbody>
</table>

ALSYS is a trademark of ALSYS S.A.
Transputer Development Kits
7.1 Transputer Development Kits

The success of any microprocessor is determined as much by the quality of the available development tools as by any other feature. Silicon performance is intimately linked to compiler technology. The use of efficient debugging tools is one of the most effective ways to reduce time to market. This is why INMOS produces a complete range of integrated development tools, specifically designed for multi-processing applications.

All development tools are designed specifically with multiprocessing in mind. For example, configurers automatically add bootstrap code to load a complete network of processors, and the interactive debugger allows the user to 'walk down a link' and inspect/modify the processor state at the other end.

INMOS is able to support transputer application development on a wide range of standard computer platforms including:

- IBM PC–AT or compatible
- NEC 9800 series PC
- IBM PS/2
- SUN3
- SUN386i
- SUN4
- VAX VMS

The tools are designed such that there is a consistent user interface, enabling users to migrate from one environment to another with the minimum of effort.

There follows a series of tables designed to help the reader select the components that are required to build a suitable transputer development environment.

Table 7.1 indicates the part numbers of the different language tools available for each of the supported computer platforms. The C++ tools are pre-processors. All the other language variants (i.e. ANSI C, FORTRAN and OCCAM) are complete toolsets including compiler, configurer, debuggers and a host of other utilities.
Two modes of development are possible using INMOS tools. For example, in some cases it is possible to run the compiler on the host computer, generating binary code to run on an attached transputer system (or on a simulator). This is known as ‘cross-development’.

Alternatively, in all cases it is possible to run the compiler directly on the attached transputer system. This is known as ‘transputer hosted’ operation.

Table 7.2 shows which modes of operation are supported on which computer platforms. Table 7.3 indicates the hardware and software components that are required to build a transputer system that can be directly interfaced to the platform, and is capable of running the development tools in ‘transputer-hosted’ mode.

### Table 7.1

<table>
<thead>
<tr>
<th></th>
<th>PC</th>
<th>NEC PC</th>
<th>PS/2</th>
<th>Sun3</th>
<th>Sun386i</th>
<th>Sun4</th>
<th>VAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANSI C</td>
<td>IMS D7214</td>
<td>IMS D7214</td>
<td>IMS D5214</td>
<td>IMS D7214</td>
<td>IMS D4214</td>
<td>IMS D6214</td>
<td></td>
</tr>
<tr>
<td>C++</td>
<td>IMS D7217</td>
<td>IMS D7217</td>
<td>IMS D5217</td>
<td>IMS D7217</td>
<td>IMS D4217</td>
<td>IMS D6217</td>
<td></td>
</tr>
<tr>
<td>Fortran</td>
<td>IMS D7216</td>
<td>IMS D7216</td>
<td>IMS D5216</td>
<td>IMS D7216</td>
<td>IMS D4216</td>
<td>IMS D6216</td>
<td></td>
</tr>
<tr>
<td>occam</td>
<td>IMS D7205</td>
<td>IMS D7205</td>
<td>IMS D5205</td>
<td>IMS D7205</td>
<td>IMS D4205</td>
<td>IMS D6205</td>
<td></td>
</tr>
</tbody>
</table>

### Table 7.2

<table>
<thead>
<tr>
<th>Mode</th>
<th>PC</th>
<th>NEC PC</th>
<th>PS/2</th>
<th>Sun3</th>
<th>Sun386i</th>
<th>Sun4</th>
<th>VAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cross-development</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Transputer hosted</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### Table 7.3

**Host Machines**

<table>
<thead>
<tr>
<th>Component</th>
<th>PC</th>
<th>NEC PC</th>
<th>PS/2</th>
<th>Sun3</th>
<th>Sun386i</th>
<th>Sun4</th>
<th>Sun4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Motherboard</td>
<td>IMS B008-1</td>
<td>IMS B015-1</td>
<td>IMS B017-1</td>
<td>IMS B014-1</td>
<td>IMS B008-1</td>
<td>IMS B014-1</td>
<td>IMS B014-1</td>
</tr>
<tr>
<td>Host TRAM¹</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
</tr>
<tr>
<td>Debug TRAM¹</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
<td>IMS B404-3</td>
</tr>
<tr>
<td>Card frame</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>IMSCA12</td>
<td>–</td>
<td>IMSCA12</td>
<td>IMSCA12</td>
</tr>
<tr>
<td>Device driver</td>
<td>Included</td>
<td>Included</td>
<td>IMSS217</td>
<td>IMSS514</td>
<td>IMSS308</td>
<td>IMSS514</td>
<td>IMSS514</td>
</tr>
</tbody>
</table>

**Notes**

1 Any TRAM with 2Mbytes or more of memory is sufficient. An IMS B404-3 is suggested but an IMS B428-12 (very fast 2Mbyte), IMS B426-5 (4Mbyte), or an IMS B427-5 (8 Mbyte) could equally well be used.

**Table 7.3**

For networked computer systems running TCP/IP, INMOS is also able to offer software and hardware to support remote access to transputer systems. The reader is referred to the sections on the IMS B300 (chapter 44) and on Ethernet support software (chapter 14).
Systems
Software
Board Support Software
A software support package for the IMS 8420 Vector Processing TRAM

KEY FEATURES

- Dramatically speeds up parallel applications and increases system performance involving vector/signal processing computation.
- occam 2 and ANSI C compatible (IMS Dx205 and IMS Dx214 respectively).
- Obviates the need for users to directly program the hardware of IMS 8420 for common vector/signal processing operations.
- When a vector library function is encountered, the co-processor is activated to execute the required function transparently.
- Automatically copies data structures from non shared memory areas to a shared memory area accessible by both the transputer and the Zoran ZR34325 vector co-processor.

APPLICATIONS

- Speech processing
- Communication and coding
- Graphics and numerical processing
- Radar, sonar, ultrasonics, etc.
- Seismic/geophysical data processing
- Neural networks
- Image processing and compression
8.1 Introduction

The IMS FOOOB consists of a library of C functions and OCCAM procedures developed specifically for common vector/signal processing tasks, encountered in many applications. The functions are callable from a C or an OCCAM program running on an IMS B420 TRAM, and can be used to dramatically speed up parallel applications and system performance involving vector/signal processing computation.

This document is a brief introduction to the features provided by IMS FOOOB and explains, by way of example, how the product may be used.

It is assumed that the reader is familiar with:

- Transputers, OCCAM and C
- Digital Signal Processing (DSP)
- IMS Dx205 OCCAM 2 toolset [1]
- IMS Dx214 ANSI C toolset [2]

8.2 Product Overview

During program execution, when a vector library function is encountered, the co-processor is activated to execute the required function. On the IMS B420 TRAM, the co-processor has its own local fast memory space, which is also accessible to the transputer. However the transputer local memory is not visible to the co-processor. When a library function is called; if the data to be processed is in the transputer local memory space, it is automatically copied (using the block move capability of the T800) to a predetermined area in the co-processor space. The co-processor is then activated to execute the required function.

If the destination vector operand address, specified in the call, is in the transputer space, the processed data is automatically copied back to the specified area in the transputer memory space. This built-in copying means that the co-processor operation can be totally transparent to the programmer, and programs can be accelerated without the need for detailed knowledge about the operation of the IMS B420 TRAM.

The overhead associated with data copying, between the transputer and co-processor (or visa versa), is avoided, if the source and/or destination operands for the specified function are already in the co-processor local memory space. The library functions automatically check the operand addresses and take appropriate action. In general, if the address of an input or an output operand, in a function call, is in the co-processor space, no data copying will take place for that operand. This is particularly important if operands are to undergo several vector/signal processing operations. For optimal performance, in such cases, the user can easily specify destination (and/or source) addresses which are local to the co-processor address space. In this way data copying, between the transputer and the shared memory area, can be minimised.

Apart from vector and arithmetic functions, the IMS FOOOB includes efficient vector move functions which allow optimisation at the application level. The library also supports co-processor control calls which are used to set rounding modes, etc.

8.3 Using IMS FOOOB

IMS FOOOB may be used by both C and OCCAM 2 programs. Throughout this document all descriptions of parameters will use C calling conventions. Hence OCCAM users should read '_' as '.'.

Before using the supplied library routines, a call must be made to the initialisation routine VT_INIT (vt.init), which initialises the Vector Co-processor.

Simple examples in both OCCAM and C are given for a call to the vector multiplication routine VT_MULT_F32R (vt.mult.f32r).
The vector multiplication routine multiplies two data vectors pointed to by VecIn1 and VecIn2 and places the product vector at the location pointed to by VecOut.

The vector operands are 32-bit floating-point throughout. The elements in the input vectors will have strides of VecIn1_stride and VecIn2_stride respectively. The elements of the output vector will be stored with strides of VecOut_stride.

Operation:

\[ \text{VecOut}[i \times \text{VecOut\_stride}] = \text{VecIn1}[i \times \text{VecIn1\_stride}] \times \text{VecIn2}[i \times \text{VecIn2\_stride}] \]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

Calling Syntax:

(C:)

Function: VT\_MULT\_F32R

```c
int VT_MULT_F32R (float *VecIn1,
int VecIn1_stride,
float *VecIn2,
int VecIn2_stride,
float *VecOut,
int VecOut_stride,
int No_of_elements,
int Flag);
```

(Occam:)

PROC: vt.mult.f32r

```occam
vt.mult.f32r (VAL INT gsb,
[REAL32 VecIn,
VAL INT VecIn1.stride,
[REAL32 VecIn2,
VAL INT VecIn2.stride,
[REAL32 VecOut,
VAL INT VecOut.stride,
VAL INT No.of.elements,
VAL INT Flag,
INT error.code)
```

Notes:

The gsb parameter is required to permit OCCAM to use of the supplied library VECC14.LIB which contains compiled C functions. The gsb parameter is initialised by vt.init.

Errors:

Successful completion returns 0. If an error occurs a non-zero value will be returned.
8.3.1 Incorporation into a C program

A C program, running on VecTRAM, can have the following form:

```c
#include"decc14.h"
#include"memc14.h"

main()
{
    float a[100], b[100], c[100];
    int i, flag, error_code;

    /* Initialise the coprocessor 
    and set up workspaces */
    error_code = VT_INIT (COPROCESSOR_MEM_BASE,
                        LIB_WORKSPACE_BASE,
                        USER_WORKSPACE_BASE,
                        COPROCESSOR_MEM_TOP);

    if (error_code == 0)
    {
        /* Initialise test data arrays */
        for(i=0; i<100; i++)
        {
            a[i] = 10.0;
            b[i] = 20.0;
            c[i] = 0.0;
        }
        flag = 0;

        /* Call vector multiply function */
        error_code = VT_MULT_F32R(a, 1, b, 1, c, 1, 100, flag);
    }
}
```

8.3.2 Incorporation into an OCCAM program

An OCCAM program, running on VecTRAM, can have the following form:

```
#OPTION"v" -- Disable separate vector space usage
#INCLUDE"vtc2oc.inc"

PROC ocexample()

#USE "vecC14.lib"
#USE "vtinitoc.t8x"

INT error.code;
[100]INT32 a, b, c :
VAL INT flag IS 0:

--Initialise the C runtime system and the
SEQ
    vt.init(gsb, error.code)

--Initialise test data arrays
IF (error.code = 0)
    SEQ
SEQ i = 0 FOR 100
SEQ
   a[i] := 10.0 (REAL32)
   b[i] := 20.0 (REAL32)
   c[i] := 0.0 (REAL32)

--Call vector multiply function
vt.mult.f32r(gsb, a, 1, b, 1, c, 1, 100, flag,
          error.code)
TRUE
SKIP

8.4 Supplied Routines

The following list of C functions and OCCAM procedures, are provided by the library VECC14.LIB. Each routine will be briefly described.

<table>
<thead>
<tr>
<th>Operation</th>
<th>C Function</th>
<th>OCCAM procedure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Absolute–Real</td>
<td>VT_ABS_F32R</td>
<td>vt.abs.f32r</td>
</tr>
<tr>
<td>Addition–Real</td>
<td>VT_ADD_F32R</td>
<td>vt.add.f32r</td>
</tr>
<tr>
<td>Compare–Real</td>
<td>VT_CMP_F32R</td>
<td>vt.cmp.f32r</td>
</tr>
<tr>
<td>Disable Co–processor Error Flags</td>
<td>VT_DISERROR</td>
<td>vt.diserror</td>
</tr>
<tr>
<td>Division–Real</td>
<td>VT_DIV_F32R</td>
<td>vt.div.f32r</td>
</tr>
<tr>
<td>Dot Product–Complex</td>
<td>VT_DOT_F32C</td>
<td>vt.dot.f32c</td>
</tr>
<tr>
<td>Dot Product–Real</td>
<td>VT_DOT_F32R</td>
<td>vt.dot.f32r</td>
</tr>
<tr>
<td>Enable Co–processor Error Interrupts</td>
<td>VT_ENERROR</td>
<td>vt.enerror</td>
</tr>
<tr>
<td>Fast Fourier Transform Complex</td>
<td>VT_FFT_F32C</td>
<td>vt.fft.f32c</td>
</tr>
<tr>
<td>FIR Filter</td>
<td>VT_FIR_F32R</td>
<td>vt.fir.f32r</td>
</tr>
<tr>
<td>Floating Point to Integer Conversion</td>
<td>VT_F32TOI16_R</td>
<td>vt.f32toi16r</td>
</tr>
<tr>
<td>IIR Filter–Complex</td>
<td>VT_IIR_F32C</td>
<td>vt.iir.f32c</td>
</tr>
<tr>
<td>IIR Filter–Real</td>
<td>VT_IIR_F32R</td>
<td>vt.iir.f32r</td>
</tr>
<tr>
<td>Matrix Multiplication – Complex</td>
<td>VT_GMTX_F32C</td>
<td>vt.gmtx.f32c</td>
</tr>
<tr>
<td>Matrix Multiplication – Real</td>
<td>VT_GMTX_F32R</td>
<td>vt.gmtx.f32r</td>
</tr>
<tr>
<td>Inverse Fast Fourier Transform–Complex</td>
<td>VT_IFFT_F32C</td>
<td>vt.ifft.f32c</td>
</tr>
<tr>
<td>Integer to Floating Point Conversion</td>
<td>VT_I16TOF32_R</td>
<td>vt.i16tof32r</td>
</tr>
<tr>
<td>Log10</td>
<td>VT_LOG10_F32R</td>
<td>vt.log10.f32r</td>
</tr>
<tr>
<td>Magnitude–Complex</td>
<td>VT_MAG_F32C</td>
<td>vt.mag.f32c</td>
</tr>
<tr>
<td>Magnitude Square – Complex</td>
<td>VT_MAGSQ_F32C</td>
<td>vt.magsq.f32c</td>
</tr>
<tr>
<td>Max – Real</td>
<td>VT_MAX_F32R</td>
<td>vt.max.f32r</td>
</tr>
<tr>
<td>Mean – Real</td>
<td>VT_MEAN_F32R</td>
<td>vt.mean.f32r</td>
</tr>
<tr>
<td>Operation</td>
<td>C Function</td>
<td>occam procedure</td>
</tr>
<tr>
<td>----------------------------</td>
<td>------------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>Min - Real</td>
<td>VT_MIN_F32R</td>
<td>vt.min.f32r</td>
</tr>
<tr>
<td>Move Bytes</td>
<td>VT_MOV_BYTE</td>
<td>vt.mov.byte</td>
</tr>
<tr>
<td>Move Words</td>
<td>VT_MOV_WORD</td>
<td>vt.mov.word</td>
</tr>
<tr>
<td>Multiply - Complex</td>
<td>VT_MULT_F32C</td>
<td>vt.mult.f32c</td>
</tr>
<tr>
<td>Multiply - Real</td>
<td>VT_MULT_F32R</td>
<td>vt.mult.f32r</td>
</tr>
<tr>
<td>Power - Real</td>
<td>VT_POWER_F32R</td>
<td>vt.power.f32r</td>
</tr>
<tr>
<td>Rounding</td>
<td>VT_ROUNDMODE</td>
<td>vt.roundmode</td>
</tr>
<tr>
<td>Scale - Real</td>
<td>VT_SCALE_F32R</td>
<td>vt.scale.f32r</td>
</tr>
<tr>
<td>Square Root - Real</td>
<td>VT_SQRT_F32R</td>
<td>vt.sqrt.f32r</td>
</tr>
<tr>
<td>Vector Subtract</td>
<td>VT_SUB_F32R</td>
<td>vt.sub.f32r</td>
</tr>
</tbody>
</table>

8.4.1 Vector Absolute Value - Real

Operation:

Vecout[i x VecOut_stride] = |VecIn[i x VecIn_stride]|

8.4.2 Vector Addition - Real

Operation:

VecOut[i x VecOut_stride] = VecIn[i x VecIn1_stride] + VecIn2[i x VecIn2_stride]
FOR i = 0, 1, ..., No_of_elements

8.4.3 Vector Compare - Real

Operation:

FOR i = 0, 1, ..., No_of_elements
IF VecIn1[i x VecIn1_stride].VecIn2[i x VecIn2_stride] THEN VecOut[i x VecOut_stride] = 1.0 ELSE VecOut[i x VecOut_stride] = 0.0

8.4.4 Disable Co-processor Error Flags

Description:

The co-processor operation is normally interrupted on invalid operations and also those that have caused an overflow. These defaults can be changed using the routine Enable Coprocessor Error Flags as described in section 8.4.8. The VT_DISERROR routine disables the specified error interrupt and allows the co-processor to continue despite such an error. Possible values are:

<table>
<thead>
<tr>
<th>Error Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'i'</td>
<td>disable invalid operation error interrupts</td>
</tr>
<tr>
<td>'0'</td>
<td>disable overflow error interrupts</td>
</tr>
<tr>
<td>'u'</td>
<td>disable underflow error interrupts</td>
</tr>
</tbody>
</table>
8.4.5 Vector Division – Real

Operation:

\[ \text{VecOut}[i \times \text{VecOut\_stride}] = \text{VecIn}[i \times \text{VecIn\_stride}] \]
\[ \text{PVecIn2}[i \times \text{VecIn2\_stride}] \]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.6 Vector Dot Product – Complex

Operation:

\[
\text{Re}\{\text{DotProd}\} = \sum_{i=0}^{n-1} \text{Re}\{\text{VecIn1}[i \times \text{VecIn\_stride}]\} \times \text{Re}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\} - \text{Im}\{\text{VecIn1}[i \times \text{VecIn\_stride}]\} \times \text{Im}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\}
\]

\[
\text{Im}\{\text{DotProd}\} = \sum_{i=0}^{n-1} \text{Re}\{\text{VecIn1}[i \times \text{VecIn\_stride}]\} \times \text{Im}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\} + \text{Im}\{\text{VecIn1}[i \times \text{VecIn\_stride}]\} \times \text{Re}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\}
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.7 Vector Dot Product – Real

Operation:

\[ \text{DotProd} = \sum_{i=0}^{n-1} \text{VecIn1}[i \times \text{VecIn\_stride}] \times \text{VecIn2}[i \times \text{VecIn2\_stride}] \]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.8 Enable Co-processor Error Interrupts

Description:

The co-processor operation is normally interrupted on invalid operations and also those that have caused an overflow.

This routine allows these defaults to be modified. It enables co-processor interruption on errors of type Error type. If such errors occur during a vector library call, the value returned by the vector function specifies the type of error. Possible values are:

<table>
<thead>
<tr>
<th>Error Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'i'</td>
<td>Enable invalid operation error interrupts</td>
</tr>
<tr>
<td>'o'</td>
<td>Enable overflow error interrupts</td>
</tr>
<tr>
<td>'u'</td>
<td>Enable underflow error interrupts</td>
</tr>
</tbody>
</table>
8.4.9 Fast Fourier Transform – Complex

Description:

The Fast Fourier Transform routine implements a Radix-2 decimation in time FFT on a complex data vector pointed to by VecIn. The real and imaginary data elements are stored in successive locations, starting with first real component. This means that a complex data value takes up two successive memory locations, with the lower address holding the real part and the higher address holding the imaginary part. Users must observe this convention, it is good practice to use even and odd addresses for real and imaginary components respectively.

The FFT routine, supplied in this release, can implement FFTs on vector lengths which are integer powers of two, up to 1024. That is possible vector lengths are 2, 4, 8, 16, 32, 64, 128, 256, 512 and 1024 (complex data). Standard decomposition techniques can be used to convert larger FFTs into a set of smaller ones within the above range.

Operation:

\[
\text{VecOutComplex}[i \times \text{VecOut\_stride}] = \sum_{i=0}^{n-1} \text{VecInComplex}[i \times \text{VecIn\_stride}] \\
\times \exp(-j k \frac{2\pi}{N})
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

and

\( k = 0, 1, \ldots, (\text{No\_of\_elements} - 1); i = 0, 1, \ldots, (\text{No\_of\_elements} - 1) \)

8.4.10 Finite Impulse Response (FIR) Filter

Description:

This function applies an FIR filter of length Filter\_size with an optional decimation factor, Decim, to the input data pointed to by VecIn. The input vector can have a stride of VecIn\_stride. The filter coefficients are stored in an area of memory pointed to by Coeff. The total number of processed (filtered) output samples are specified by No\_of\_output\_samples.

No\_of\_output\_samples must be in the range 2..64.

Operation:

\[
\text{DataOut}[j] = \sum_{i=0}^{\text{Filter\_size}} \{\text{VecIn}[(i + \text{Decim} \times j) \times \text{VecIn\_stride}] \times \text{coeff}[i]\}
\]

For

\( j = 0, 1, 2, \ldots, (\text{No\_of\_output\_samples} - 1) \)

8.4.11 Vector Floating Point to Integer (16-bit) Conversion.

Operation:

\[
\text{VecOut}[i \times \text{VecOut\_stride}] = \text{int}(\text{VecIn}[i \times \text{VecIn\_stride}])
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)
8.4.12 Infinite Impulse Response (IIR) Filter – Complex.

Description:

This function applies an IIR filter of length Filter_size to the complex input data pointed to by VecIn. The input vector can have a stride of VecIn_stride. The filter coefficients are stored in an area of memory pointed to by Coeff. The total number of processed (filtered) output samples are specified by no_of_output_samples.

Operation:

Complex filter: \[
\text{VecOut}(z) = \text{VecIn}(z) \cdot \prod_{k=1}^{n/2} \frac{z + b_k}{z + a_k}
\]

Note: Coefficients are loaded as a vector as follows:
\[\text{coeff}_{a1}(1), \text{coeff}_{b1}(1), \text{coeff}_{a1}(2), \text{coeff}_{b1}(2), \ldots\]

8.4.13 Infinite Impulse Response (IIR) Filter – Real.

Description:

This function applies an IIR filter of length Filter_size to the input data pointed to by VecIn. The input vector can have a stride of VecIn_stride. The filter coefficients are stored in an area of memory pointed to by Coeff. The total number of processed (filtered) output samples are specified by no_of_output_samples.

Operation:

Real filter: \[
\text{VecOut}(z) = \text{VecIn}(z) \cdot \prod_{k=1}^{n/2} \frac{z^2 + b_{1k} \cdot z + b_{2k}}{z^2 + a_{1k} \cdot z + a_{2k}}
\]

Note: Coefficients are loaded as follows:
\[\text{coeff}_{b2}(1), \text{coeff}_{a2}(1), \text{coeff}_{b1}(1), \text{coeff}_{a1}(1), \text{coeff}_{b2}(2), \text{coeff}_{a2}(2), \text{coeff}_{b1}(2), \text{coeff}_{a1}(2), \ldots\]

8.4.14 Matrix Multiplication – Complex

Operation:

\[
\begin{bmatrix}
a_{11} & a_{12} & \ldots & a_{1n} \\
a_{21} & a_{22} & \ldots & a_{2n} \\
\vdots & \vdots & \ddots & \vdots \\
a_{k1} & a_{k2} & \ldots & a_{kn}
\end{bmatrix} \times
\begin{bmatrix}
b_{11} & b_{12} & \ldots & b_{1m} \\
b_{21} & b_{22} & \ldots & b_{2m} \\
\vdots & \vdots & \ddots & \vdots \\
b_{k1} & b_{k2} & \ldots & b_{kn}
\end{bmatrix} =
\begin{bmatrix}
c_{11} & c_{12} & \ldots & c_{1m} \\
c_{21} & c_{22} & \ldots & c_{2m} \\
\vdots & \vdots & \ddots & \vdots \\
c_{k1} & c_{k2} & \ldots & c_{kn}
\end{bmatrix}
\]

\[c_{ij} = a_{i1} \cdot b_{1j} + a_{i2} \cdot b_{2j} + \ldots + a_{in} \cdot b_{nj}\]

where \(a, b\) and \(c\) are complex values

Figure 8.1 Generic Matrix Multiplication-Complex
8.4.15 Matrix Multiplication – Real

Operation:

\[
\begin{bmatrix}
  a_{11} & a_{12} & \ldots & a_{1n} \\
  a_{21} & a_{22} & \ldots & a_{2n} \\
  \vdots & \vdots & \ddots & \vdots \\
  a_{k1} & a_{k2} & \ldots & a_{kn}
\end{bmatrix}
\times
\begin{bmatrix}
  b_{11} & b_{12} & \ldots & b_{1m} \\
  b_{21} & b_{22} & \ldots & b_{2m} \\
  \vdots & \vdots & \ddots & \vdots \\
  b_{k1} & b_{k2} & \ldots & b_{kn}
\end{bmatrix}
= \begin{bmatrix}
  c_{11} & c_{12} & \ldots & c_{1m} \\
  c_{21} & c_{22} & \ldots & c_{2m} \\
  \vdots & \vdots & \ddots & \vdots \\
  c_{k1} & c_{k2} & \ldots & c_{kn}
\end{bmatrix}
\]

\[c_{ij} = a_{i1}b_{1j} + a_{i2}b_{2j} + \ldots + a_{in}b_{nj}\]

Figure 8.2 Generic Matrix Multiplication-Real

8.4.16 Inverse Fast Fourier Transform – Complex

Description:

The Inverse Fast Fourier Transform routine implements a Radix-2 decimation in time inverse FFT on a complex data vector pointed to by VecIn. The real and imaginary data elements are stored in successive locations, starting with first real component. This means that a complex data value takes up two successive memory locations, with the lower address holding the real part and the higher address holding the imaginary part. Users must observe this convention, it is good practice to use even and odd addresses for real and imaginary components respectively.

The IFFT routine, supplied in this release, can implement IFFTs on vector lengths which are integer powers of two up to 1024. That is possible vector lengths are 2, 4, 8, 16, 32, 64, 128, 256, 512 and 1024 (complex data).

Operation:

\[
\text{VecOutComplex}[i \times \text{VecOut_stride}] = \sum_{i=0}^{n-1} \text{VecInComplex}[i \times \text{VecIn_stride}] \\
\times \exp(-j \frac{2\pi k i}{N})
\]

WHERE \( n = \text{No_of_elements} \)

and

\( k = 0, 1, \ldots, (\text{No_of_elements} - 1); i = 0, 1, \ldots, (\text{No_of_elements} - 1) \)

8.4.17 Vector Integer(16-bit) to 32-bit floating-point Conversion

Operation:

\[
\text{VecOut}[i \times \text{VecOut_stride}] = \text{float}(	ext{VecIn}[i \times \text{VecIn_stride}])
\]

FOR \( i = 0, 1, \ldots, \text{No_of_elements} \)
8.4.18 Vector Log to the base 10 - Real

Operation:

\[ \text{VecOut}[i \times \text{VecOut}_\text{stride}] = \log_{10}(\text{VecIn}[i \times \text{VecIn}_\text{stride}]) \]

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)

8.4.19 Vector Magnitude – Complex

Operation:

\[ \text{VecOut}[i \times \text{VecOut}_\text{stride}] \approx \sqrt{(\Re\{\text{VecIn}[i \times \text{VecIn}_\text{stride}]\})^2 + (\Im\{\text{VecIn}[i \times \text{VecIn}_\text{stride}]\})^2} \]

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)

8.4.20 Vector Magnitude Square – Complex

Operation:

\[ \text{VecOut}[i \times \text{VecOut}_\text{stride}] = (\Re\{\text{VecIn}[i \times \text{VecIn}_\text{stride}]\})^2 + (\Im\{\text{VecIn}[i \times \text{VecIn}_\text{stride}]\})^2 \]

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)

8.4.21 Find the Element with the Maximum Value and Its Position – Real

Operation:

\[ \text{MaxOut} = \text{MAXIMUM}(\text{VecIn}[i \times \text{VecIn}_\text{stride}]) \]

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)

and

\[ \text{CountOut} = (j) \text{WHERE} j = i \text{ for the element with the maximum value} \]

8.4.22 Vector Mean – Real

Operation:

\[ \text{MeanOut} = \frac{1}{N} \sum_{i=0}^{N-1} \text{VecIn}[i \times \text{VecIn}_\text{stride}] \]

WHERE \( N = \text{No}_\text{of}_\text{elements} \)

and

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)

8.4.23 Find the Element with the Minimum Value and Its Position – Real

Operation:

\[ \text{MinOut} = \text{MINIMUM}(\text{VecIn}[i \times \text{VecIn}_\text{stride}]) \]

FOR \( i = 0, 1, \ldots, \text{No}_\text{of}_\text{elements} \)
and

\[ \text{CountOut} = (j) \text{ WHERE } j = i \text{ for the element with the minimum value} \]

8.4.24 Vector Move - Bytes

Description:
This routine block moves bytes in memory.

8.4.25 Vector Move - Words (32-bit)

Description:
This routine block moves words in memory.

8.4.26 Vector Multiply - Complex

Operation:

\[
\begin{align*}
\text{Re}\{\text{VecOut}[i \times \text{VecOut\_stride}]\} &= \text{Re}\{\text{VecIn1}[i \times \text{VecIn1\_stride}]\} \\
&\quad \times \text{Re}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\} \\
&\quad - \text{Im}\{\text{VecIn1}[i \times \text{VecIn1\_stride}]\} \\
&\quad \times \text{Im}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\} \\
\text{Im}\{\text{VecOut}[i \times \text{VecOut\_stride}]\} &= \text{Re}\{\text{VecIn1}[i \times \text{VecIn1\_stride}]\} \\
&\quad \times \text{Im}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\} \\
&\quad - \text{Im}\{\text{VecIn1}[i \times \text{VecIn1\_stride}]\} \\
&\quad \times \text{Re}\{\text{VecIn2}[i \times \text{VecIn2\_stride}]\}
\end{align*}
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.27 Vector Multiply - Real

Operation:

\[
\text{VecOut}[i \times \text{VecOut\_stride}] = \text{VecIn1}[i \times \text{VecIn1\_stride}] \\
\quad \times \text{VecIn2}[i \times \text{VecIn2\_stride}]
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.28 Vector Power - Real

Operation:

\[
\text{VecOut}[i \times \text{VecOut\_stride}] = (\text{VecIn\_l}[i \times \text{VecIn\_stride\_l}])^{\text{Exponent}}
\]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)
8.4.29 Modify Co-processor Rounding Mode

Description:
This routine can be used to modify the default rounding mode of the co-processor which is set to rounding to even. The possible values are:

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'e'</td>
<td>round to even</td>
</tr>
<tr>
<td>'z'</td>
<td>round to zero</td>
</tr>
<tr>
<td>'+'</td>
<td>round to +∞</td>
</tr>
<tr>
<td>'-'</td>
<td>round to -∞</td>
</tr>
</tbody>
</table>

8.4.30 Vector Scale - Real

Operation:

VecOut[i x VecOut_stride] = VecIn_1[i x VecIn_stride] \times (Scale\_factor)

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.31 Vector Square Root - Real

Operation:

VecOut[i x VecOut_stride] = \sqrt{(VecIn[i x VecIn1\_stride])}

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)

8.4.32 Vector Subtract - Real

Operation:

VecOut[i x VecOut_stride] = VecIn1[i x VecIn1\_stride] - VecIn2[i x VecIn2\_stride]

FOR \( i = 0, 1, \ldots, \text{No\_of\_elements} \)
8.5 Environment

IMS F000B software is supplied in binary form and is compatible with IMS Dx205 OCCAM 2 and IMS Dx214 ANSI C toolset products.

For program execution, the user will require:

- An IMS B420 VecTRAM
- A suitable TRAM motherboard on which to mount the above

8.6 IMS F000B Product Components

8.6.1 Distribution media

The IMS F000B software is distributed on two media systems:

- 360Kbyte 5.25 inch IBM format diskettes
- 720Kbyte 3.5 inch IBM format diskettes

8.6.2 Documentation

- Delivery manual
- User manual

8.7 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.

8.8 References

1. OCCAM Toolset datasheet, INMOS Limited, October 1990
   (INMOS document number 42 1483 00)

2. ANSI C Toolset datasheet, INMOS Limited, August 1990
   (INMOS document number 42 1471 00)
A software support package for the IMS B421 GPIB TRAM

KEY FEATURES

- Interfaces transputer networks to GPIB instrumentation
- Performs all commonly required GPIB activities
- Supports GPIB system controller and talker/listener modes
- Maximum sustained transmit rate of 300 Kbytes/second, Maximum sustained receive rate of 90 Kbytes/second
- Compatible with IMS Dx05B and IMS Dx205 OCCAM and IMS Dx214 ANSI C.

APPLICATIONS

- Control of scientific test and measurement instrumentation
- Control and processing for Automatic Test Rigs
- Compute-intensive GPIB data processing on an adjacent transputer network
- Embedded systems
- Transputer based GPIB instruments
- Process control
- Data logging
9.1 Introduction

IMS F001B provides a set of routines which allow an application to communicate with GPIB devices without concerning themselves with the low level details of GPIB operation.

IMS F001B must be used in conjunction with the IMS B421 GPIB TRAM.

This document is a brief introduction to the features provided by IMS F001B and explains, by way of example, how the product may be used.

It is assumed that the reader is familiar with:

- Transputers, OCCAM and C
- The General Purpose Interface Bus
- The Dx058 OCCAM 2 toolset
- The Dx205 OCCAM 2 toolset
- The Dx214 ANSI C toolset

9.2 Product Overview

IMS F001B may be used with both OCCAM and INMOS ANSI C. There are 2 different library sets provided, one of which is IMS Dx058 OCCAM compatible, the other of which is IMS Dx205 OCCAM and IMS Dx214 C compatible.

There are 3 distinct sections to the product:

- A process called F001
- A library of GPIB command procedures called F001IO
- 2 channels, via which F001IO procedures communicate with F001

The F001 process performs the following activities:

- Initialising the IMS B421 hardware
- Performing all GPIB activity
- Reading and writing the on-board EEROM
- Accessing the on-board subsystem port

The F001 process must always be resident on the IMS B421 TRAM.

The F001IO library provides the procedural interface to the IMS F001B facilities. The procedures provided in F001IO transfer data and commands to and from the F001 process over the channels mentioned above. All details of the channel communication are hidden from the application.

There are 4 groups of commands provided in the F001IO, which are:

Initiation

These set user definable features of operation, such as GPIB address, device mode and message termination characteristics.

Device

These can only be used when IMS B421 TRAM is functioning as a GPIB device, and allow it to respond to commands from the bus controller.
Controller

These can only be used when the IMS B421 TRAM is functioning as a GPIB system controller, and allow it to control other devices on the bus.

General

These allow the application to access the on-board EEROM, the subsystem port and the power-on reset latch.

Due to the channel communication described above, the GPIB application may be split across two TRAMs, one of which must be the IMS B421 TRAM. The other TRAM may provide extra processing resource or memory, if that provided by the IMS B421 is insufficient. In this split configuration, the channels are implemented on one link of the IMS B421. Alternatively, the IMS B421 TRAM can provide both the GPIB interface and the complete processing resource. In this case, the channels are implemented in on-board RAM. Code written to run solely on the IMS B421 may be altered to run on two TRAMs merely by altering the configuration file describing the system. Examples showing both types of configurations are given later.

Please note that due to memory requirements, IMS F001B cannot be configured to run solely on the IMS B421 TRAM when used with C. It is necessary to run the F001B libraries on an adjacent TRAM.

9.2.1 IMS F001B command format

This section describes the format and calling syntax for IMS F001B commands. Examples for both OCCAM and C are given. The calling syntax for IMS Dx05B and IMS Dx205 OCCAM are identical.

All IMS F001B commands take a minimum of three parameters, which are common to all commands. The first two describe the F001-F00110 communication channels. The last is an error parameter, which indicates the termination status of the command. Any other parameters are command specific.

For example, the calling syntax of the RECEIVE command is as follows:

OCCAM:

PROC F001.RECEIVE (  
CHAN OF F001PROT from.F001, to.F001,  
VAL INT16 talk.address,  
INT32 count,  
[]BYTE received.data,  
INT16 F001.error)

C:

void f001_receive  
(Channel *from_f001, Channel *to_f001,  
short talk_address,  
long *count,  
char received_data[], short rd_size,  
short *f001_error);

This command takes five parameters, of which the first two and the last are common to all commands. The other three are specific to the RECEIVE command and respectively describe the talk address of the device which sends the data, the number of bytes received, and the actual data bytes received during the transfer.

The user manual provided with IMS F001B describes all commands in greater detail than is possible here.
Summary of the IMS F001B commands

Initialisation

- END SETUP - complete initialisation phase
- SET BUS DRIVERS - set GPIB bus drivers to tristate / open collector
- SET DEVICE MODE - set mode to system controller or talker/listener
- SET GPIB ADDRESS - set address of IMS B421 TRAM
- SET RECEIVE TERMINATOR - set message terminating condition
- SET TIMEOUT - set byte transmission timeout
- SET TRANSMIT TERMINATOR - set message terminating condition
- START SETUP - begin initialisation phase

Device

- COUNTED RECEIVE RESPONSE MESSAGE - receive N bytes from bus
- GENERATE SERVICE REQUEST - set SRQ true
- RECEIVE BYTE - receive 1 byte from bus
- RECEIVE RESPONSE MESSAGE - receive a data string from bus
- SEND DATA BYTES - send a data string to bus
- WAIT ON GPIB EVENT - monitor bus for various conditions

Controller

- COUNTED RECEIVE - receive N bytes from a named sender
- COUNTED RECEIVE RESPONSE MESSAGE - as above
- DEVICE-DEVICE TRANSFER - transfer data between 2 named devices
- DEVICE CLEAR - IEEE-488.2 Device Clear command
- ENABLE LOCAL CONTROLS - IEEE-488.2 Enable Local Controls command
- ENABLE REMOTE - IEEE.488.2 Enable Remote command
- READ SRQ - read status of SRQ line
- RECEIVE - receive a data string from a named sender
- RECEIVE BYTE - as above
- RECEIVE RESPONSE MESSAGE - as above
- RECEIVE SETUP - address a named device to send
- RESET - IEEE.488.2 Reset command
- SEND - send a data string to a named receiver
- SEND COMMAND - send an ATN true command or address
• SEND DATA BYTES - as above
• SEND IFC - set IFC true
• SEND LLO - IEEE.488.2 Send LLO command
• SEND SETUP - address a named device to SEND
• SERIAL POLL - perform a Serial Poll
• SET REN - IEEE.488.2 Set REN command
• SET RWLS - IEEE.488.2 Set RWLS command
• TRIGGER - IEEE.488.2 Trigger command
• UNTIMED SEND - High speed SEND
• UNTIMED SEND DATA BYTES - High speed SEND DATA BYTES

General

• READ EEROM - read contents of on-board EEROM
• READ POR LATCH - read status of Power On Reset latch
• READ SS ERROR - read SubsystemError signal
• READ 9914 REGISTER - read the registers of the TMS9914A GPIB controller chip
• SET SS ANALYSE - set Subsystem Analyse signal
• SET SS RESET - set SubsystemReset signal
• WRITE EEROM - write to on-board EEROM
• WRITE 9914 REGISTER - write to the registers of the TMS9914A GPIB controller chip

9.2.2 Using IMS F001B

This section explains the usage of IMS F001B by way of example. The source is listed in both OCCAM and C. The aim of the example is two-fold. Firstly, it shows how the IMS F001B libraries are accessed from OCCAM and C, and secondly, it shows how an application may be configured to run on either one or two TRAMs.

The example uses IMS F001B routines to initialise the IMS B421 TRAM, and to send a data string to a named device on the bus.
The following OCCAM code implements the example. Note that the F001IO libraries are accessed by the inclusion of the F001IO.LIB file in the source:

```occam
#include "hostio.inc"
#include "f001.inc"

proc twotrams (chan of sp fs, ts,
               chan of f001prot from.f001, to.f001)
    #use "hostio.lib"
    #use "f001io.lib"
endproc

proc demo (chan of f001prot from. f001 , to. f001)

    -- This is a very simple demonstration of some of the F001
    -- routines.

    val message is "hello world from the B421 TRAM ":
    byte term.byte:
    int16 source, pri.address, mode, drivers, error:
    int16 tx.period, term:
    int32 count:
    [1]int16 la.list:

    seq

    -- First, initialize the B421 TRAM - this is mandatory; no commands
    -- can be invoked until all the user definable TRAM features have
    -- been selected.

    f001.start.setup (from.f001, to.f001, error)
    so.write.string (fs, ts, "start.setup error ")
    so.write.int (fs, ts, int (error), 10 (int))
    so.write.nl (fs, ts)

    pri.address := 1 (int16)
    source := parameter
    f001.set.gpib.address (from.f001, to.f001, source, pri.address, error)
    so.write.string (fs, ts, "set.gpib.address error ")
    so.write.int (fs, ts, int (error), 10 (int))
    so.write.nl (fs, ts)

    source := parameter
    mode := system.controller
    f001.set.device.mode (from.f001, to.f001, source, mode, error)
    so.write.string (fs, ts, "set.device.mode error ")
    so.write.int (fs, ts, int (error), 10 (int))
    so.write.nl (fs, ts)

    source := default
    drivers := tristate
    f001.set.bus.drivers (from.f001, to.f001, source, drivers, error)
    so.write.string (fs, ts, "set.bus.drivers error ")
    so.write.int (fs, ts, int (error), 10 (int))
    so.write.nl (fs, ts)
```


tx.period := 1000 (INT16) -- ms
FOOl.SET.TIMEOUT (from.FOOl, to.FOOl, tx.period, error)
so.write.string (fs, ts, "set timeout error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

term := LF.term
FOOl.SET.TX.TERMINATOR (from.FOOl, to.FOOl, term, error)
so.write.string (fs, ts, "set tx terminator error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

FOOl.SET.RX.TERMINATOR (from.FOOl, to.FOOl, term, term.byte, error)
so.write.string (fs, ts, "set tx terminator error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

FOOl.END.SETUP (from.FOOl, to.FOOl, error)
so.write.string (fs, ts, "end setup error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

--
-- pulse IFC true for 128 microseconds - this causes all
-- devices on the bus to terminate any transaction in progress
--
FOOl.SEND.IFC (from.FOOl, to.FOOl, error)
so.write.string (fs, ts, "send ifc error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

--
-- set the REN line true, so all devices enter a remote state
--
FOOl.SET.REN (from.FOOl, to.FOOl, FALSE, error)
so.write.string (fs, ts, "set ren error ")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

--
-- now send an ascii data string to the device at listen address 1
-- (if you wish to change this to another address, alter the constant
-- on the right hand side of the next line of code
--
la.list [0] := 1 (INT16)
count := INT32 (SIZE (message))
FOOl.SEND (from.FOOl, to.FOOl, la.list, count, message, error)
so.write.string (fs, ts, "send error")
so.write.int (fs, ts, INT (error), 10 (INT))
so.write.nl (fs, ts)

so.exit (fs, ts, sps.success)

SEQ
DEMO (from.FOOl, to.FOOl)

:
The following code implements the F001 process, which runs on the IMS B421 TRAM. As described above, this process handles all GPIB activity. The DEMO routine, listed above, communicates with the F001 process over the to.F001 and from.F001 channels. The code for the F001 process itself is accessed via the F001.LIB file.

```c
#include "f001.inc"

PROC gpibdriver (CHAN OF F001PROT from.F001, to.F001)
    #USE "f001.lib"
    SEQ
        F001 (from.F001, to.F001)
    :

These processes are configured to run on two transputers using the standard OCCAm configuration facilities. The DEMO process may be compiled for a T2, T4, or T8 based TRAM, whereas the F001 process may only be compiled for a T2 based TRAM i.e. the IMS B421. The OCCAm toolset documentation should be consulted for further details regarding code configuration.

IMS F001B can also be used from C. The following code fragment shows how IMS F001B routines are accessed when using C. The f001io.h header file provides the function prototypes for the F001IO procedures.

```c
#include <misc.h>
#include <stdio.h>
#include <stdlib.h>
#include <process.h>
#include <channel.h>

/* The next header file, f001io.h, provides the prototypes for the F001IO procedures. It should be included in all files which refer to F001IO routines */
#include <f001io.h>

/* f001def.h provides various constant definitions for error codes and general use. You should include it if you wish to use the predefined constants provided therein. The f001def.h file should be examined for further information */
#include <f001def.h>

void demo_proc (Process *p, Channel *from_f001, Channel *to_f001)
{
    #define ADDRESS_SIZE 1
    #define BUFFER_SIZE 1
    short error, source, gpib_addr, device_mode, driver_type, tx_period,
        term, i, count;
    char term_char;
    char buffer [BUFFER_SIZE];
    short listeners [NO_OF_PRIMARY_ADDRESSES];
    short address [ADDRESS_SIZE];
```
An equivalent C program to the OCCAm gpib driver code is used to start F001B as a parallel process running on the IMS B421 TRAM. Again, standard configuration utilities provided in the toolset are used to place the application code and the F001B process onto the correct TRAMs.

As mentioned above, when used with INMOS ANSI C, IMS F001B must always be configured to run on two TRAMs, due to memory requirements.
9.3 Operating environment

For program execution, the user will require:

- An IMS B421 TRAM
- A general purpose compute TRAM, such as the IMS B404
- A suitable TRAM motherboard on which to mount the above
- A suitable GPIB - IMS B421 cable

9.4 IMS F001B Product Components

9.4.1 Distribution media

The IMS F001B software is distributed on two media systems:

- 360Kbyte 5.25 inch IBM format diskettes
- 720Kbyte 3.5 inch IBM format diskettes

9.4.2 Documentation

- Delivery manual
- User manual

9.5 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
Chapter 10

IMS F002B
SCSI libraries

Product Information

A software support package for the IMS B422 SCSI TRAM

KEY FEATURES

- Connection of SCSI (Small Computer System Interface) peripheral devices to transputer applications.
- occam 2 and ANSI C toolset compatible (IMS Dx205 and IMS Dx214).
- Initiator and Target mode operation.
- Achieves a sustained 1.5 Mbytes/second data transfer rate between a transputer application and a SCSI device (1 transputer link bandwidth).
- Common Command Set supported (SCSI commands for Direct Access Devices).
- Programmable software timeouts for error recovery.
- Programmable SCSI bus data transfer rate.
- Generic interface that permits non supported SCSI commands to be issued to SCSI target devices.
- Diagnostic test upon IMS B422 hardware.
- Example programs of both initiator and target mode operation in both C and occam provided.
- Provides 4 transputer channels to the SCSI Bus (Up to 4 initiator mode applications may share a single IMS B422 SCSI TRAM).

APPLICATIONS

- Embedded systems.
- Creating transputer based SCSI peripheral devices, e.g. Laser printers, scanners, communications devices, vendor unique devices, application accelerators, etc).
- File Systems.
- Disk Arrays that are fault tolerant and/or achieve high performance.
- Optical storage systems (including CD-ROM).
- Computer animation from disk.
- Process control equipment (statistics / data logging).
- Interfacing transputer networks to host computer systems.

SGS-THOMSON Microelectronics

INMOS is a member of the SGS-THOMSON Microelectronics group
10.1 Introduction

The IMS F002B SCSI support software package provides a low level interface between a user application and the IMS B422. The interface presented to the application program is intended to abstract hardware implementation details from the caller, thus minimising the impact of any future hardware upgrades.

This document is intended to be read in conjunction with the IMS B422 SCSI TRAM datasheet [1].

It is assumed that the reader is familiar with:

- Transputers, occam and C
- The SCSI specification [4] and [5]
- IMS Dx205 occam 2 toolset [2]
- IMS Dx214 ANSI C toolset [3]

10.1.1 SCSI overview

The Small Computer System Interface (SCSI), is a local I/O bus that can be operated at data rates up to 4 megabytes per second depending upon circuit implementation choices. The primary objective of the interface is to provide host computers with device independence within a class of devices. Thus different disk drives, tape drives, printers, and communication devices can be added to the host computer(s) without requiring modifications to generic system hardware or software (figure 10.1). Provision is made for the addition of nongeneric features and functions through vendor unique fields and codes.

![Figure 10.1 Devices available with SCSI interfaces.](image-url)
10.2 Product Overview

IMS F002B consists of 4 major components:

- IMS B422 device driver.
- Initialisation interface.
- Initiator mode interfaces (Host computer interface).
- Target mode interfaces (Peripheral operation interface).

The IMS B422 device driver runs on the IMS B422 SCSI TRAM. The other three components will usually be configured upon the user application transputer (they are for the most part in a descheduled condition and therefore consume little processor resources).

![Diagram of software elements](image)

Figure 10.2 Software Elements

10.2.1 IMS B422 Device Driver.

The IMS B422 device driver resides on IMS B422 and is responsible for:

- Providing the facilities of a Host Adaptor Device Driver for initiator mode interfaces.
- Receiving SCSI requests presented by the SCSI bus and forwarding on the received requests to transputers connected to the 4 transputer links of IMS B422 when in target mode.
- Performing tests upon the hardware of the SCSI interface circuitry and data buffer areas used for SCSI bus data transfer on the IMS B422.

For the purpose of communicating to connected transputers, the IMS B422 device driver uses the channel protocols TO.SCSI (input channel) and FROM.SCSI (output channel). The use of these protocols permits SCSI configuration information, SCSI commands and associated data packets to be transferred across the same transputer link. Optionally, data throughput may be increased by specifying any one of the other unused transputer links of IMS B422 to be an additional data only link to be used in tandem with the currently accessed link. It is not necessary for the application to directly interface at link protocol level.

10.2.2 Initialisation Interface.

The Initialisation interface permits the user to define operating characteristics of the IMS B422. It also permits self test to be performed.
10.2.3 Initiator Mode Interface.

The Initiator mode interfaces provide transputer applications executing upon transputers connected to IMS B422 the ability to access SCSI peripherals via IMS B422.

A generic driver (Host Adaptor Device Driver Interface HADDIF), is provided that accepts SCSI Command sequences and appropriate data buffer areas. The supplied SCSI Command sequence is issued to the IMS B422 device driver for execution by the specified SCSI target device. HADDIF then provides the target device via IMS B422, the ability to access the supplied data areas on the connected transputer in order to provide the initiation requested service. Whilst HADDIF is executing, the CPU resources for SCSI I/O of HADDIF’s transputer are maintained at an absolute minimum, thereby giving maximum CPU resources to the user’s application.

(occam):

SCSI.HADD.IF( CHAN OF TO.SCSI TO.SCSI.HA,
CHAN OF FROM.SCSI FROM.SCSI.HA
VAL BYTE Target.ID,
VAL BYTE LUN,
VAL BYTE SCSI.Command.Length,
VAL[]BYTE SCSI.Command,
VAL BYTE Direction,
VAL INT32 Rx.Transfer.Length,
[]BYTE Rx.Data,
VAL INT32 Tx.Transfer.Length,
[]BYTE Tx.Data,
BYTE Msg.Length,
[]BYTE Message,
BYTE SCSI.Status,
INT16 Execution.Status)

(C):

int scsi_hadd_if( channel
channel
char char
char char
char int
int
char char
char char
char char
char char
char char
char char
char

Common Command Set

Specific support is provided for SCSI commands that are members of the Common Command Set. These SCSI commands can be found on the majority of Direct Access SCSI Winchester disk drives. For each member of the Common Command Set, two interfaces are provided.

The primary interface form accepts non byte packed parameters, transparently builds a byte packed SCSI command sequence and issues it to HADDIF for execution by a specified target device.

A secondary interface form also accepts non byte packed parameters and returns a built byte packed SCSI command sequence. No access is made to IMS B422 by this form of interface. The user must specifically make a call to HADDIF in order to execute the built SCSI command sequence.
Example of primary interface form :-

(occam):

```plaintext
PROC SCSI.Read.10(  
  CHAN OF TO.SCSI  TO.SCSI.HA,  
  CHAN OF FROM.SCSI FROM.SCSI.HA,  
  VAL BYTE         Target.Id,  
  VAL BYTE         LUN,  
  VAL BYTE         dps,  
  VAL BYTE         tpa,  
  VAL BYTE         reladr,  
  VAL INT32        Logical.Block.Address,  
  VAL INT32        Number.of.Blocks,  
  VAL INT32        Block.Size,  
  VAL BYTE         Control.Byte,  
  []BYTE           Rx.Data,  
  BYTE             Msg.Length,  
  []BYTE           Message,  
  BYTE             SCSI.Status,  
  INT16            Execution.Status)
```

(C):

```c
int scsi_read_10(  
  channel  *to_scsi_ha,  
  channel  *from_scsi_ha,  
  char     target_id,  
  char     lun,  
  char     dpo,  
  char     fua,  
  char     reladr,  
  int      logical_block_address,  
  int      number_of_blocks,  
  int      block_size,  
  char     *control_byte,  
  char     rx_data[],  
  char     *msg_length,  
  char     message[],  
  char     *scsi_status)
```

A call to the above procedure/function will build and issue a SCSI Read 10 command to the specified Target.ID and Logical Unit (LUN) via HADDIF, IMS B422 Device Driver and IMS B422 SCSI TRAM. Data read from the disk starting at Logical.Block.Address for Number.of.Blocks will be written into the supplied data area Rx.Data. The total number of bytes read from the disk will be Number.of.Blocks * Block.Size bytes.

If successful, an Execution.Status of SCSI.E.Good will be returned.

If Execution.Status is returned as SCSI.E.Bad.SCSI.Status, then the caller should inspect SCSI.Status, Msg.Length and Message, which are directly returned by the target peripheral device. It will probably be necessary to issue a Request.Sense command to the target peripheral device subsequently to this error condition, in order to ascertain the precise nature of the error condition and to clear the error condition.

Other returned values of Execution.Status are specific to the operation of IMS B422 and its device driver.

### 10.2.4 Target Mode Interface.

The Target mode interfaces provide transputer systems acting as peripheral devices, the ability to receive and execute SCSI Command Sequences supplied by initiator devices on the SCSI Bus. Interfaces are provided to initially receive a SCSI Command and for each SCSI Bus phase.
The use of target mode interfaces requires that the caller has a thorough working knowledge of the SCSI specification and the operation of peripheral devices.

### 10.2.5 Diagnostic tests

The diagnostic tests provided, test the SCSI controller interface circuitry and the memory data areas used for passing data to and from the SCSI Bus and transputer links of IMS B422. It is a confidence test, rather than an exhaustive analysis of the hardware of IMS B422. The tests performed are as follows:

- Test that each location in the supplied data area "Double.Buffer" may be correctly set to the hexadecimal patterns FFFF, AAAA, 5555 & 0000.
- Check for addressing errors within the supplied data area "Double.Buffer"
- Test that the Transfer.Count register within the SCSI interface controller may be set correctly to all possible values.
- Test that the depth of the FIFO within the SCSI interface controller is 16.
- Check that each location within the FIFO of the SCSI interface controller may be correctly set to the hexadecimal patterns FF, AA, 55 & 00.

### 10.2.6 Initialisation Interfaces

The Initialisation interface, permits initiator or target applications the ability to define operating characteristics of the IMS B422 TRAM and whether to perform diagnostic tests.

The speed of data transfer across the SCSI bus may also be selected in order to facilitate the matching of data transfer speeds for slower SCSI devices.

### 10.3 Incorporation into a user program

#### Incorporation of Initiator mode into a user program

The processor classes supported by the provided interface libraries (B_ALLDEV, I_ALLDEV, B_DIRTAC, I_DIRTAC, SCSICOMS and TGTMODE) are T8 and T2. Each class is compiled in halt, stop and universal modes. Vector space is disabled.

Briefly the supplied interface libraries provide the following facilities:

- SCSICOMS provides generic interfaces.
- B_ALLDEV provides modules to build byte packed SCSI command sequences for 'All Device Types', from non byte packed input parameters. It does not issue the output SCSI command sequence to IMS B422.
- I_ALLDEV provides modules to both build and then issue to IMS B422, byte packed SCSI command sequences, for 'All Device Types', from non byte packed input parameters.
- B_DIRTAC provides modules to build byte packed SCSI command sequences for 'Direct Access Device Types', from non byte packed input parameters. It does not issue the output SCSI command sequence to IMS B422.
- I_DIRTAC provides modules to both build and then issue to IMS B422, byte packed SCSI command sequences, for 'Direct Access Device Types', from non byte packed input parameters.

In general for initiator mode programs, it will be necessary to use the libraries I_ALLDEV, I_DIRTAC and SCSICOMS.

The libraries B_ALLDEV and B_DIRTAC will only be required to be used if it is necessary to have a list of already built SCSI command sequences that may then be subsequently, transferred to the generic initiator mode SCSI command interface (HADDIF).
10.4 Simple Initiator mode example.

Figure 10.3 Configuration of SCSIDEMO.BTL

Configuration

-- Environment

-- IMS B008 : IMSB404 (slot 0), IMSB422 (slot 1).
-- Does not use C004.
-- SCSI Direct Access Device configured as Target ID 0
-- on the SCSI Bus connected to IMS B422.

-- SET ISEARCH=c:\itools\libs\ c:\imsf002a\

-- SCSIDEMO.PGM Configuration file

#include "linkaddr.inc"
#include "scsicons.inc"
#include "scsipcol.inc"

#include "scsidemo.cah"
#include "scsidrvr.c2h"

chan of to.scsi to.scsi.ha:
chan of from.scsi from.scsi.ha:

placed par
processor 0 ta
  place to.scsi.ha at link2.out:
  place from.scsi.ha at link2.in:
  scsi.demo (to.scsi.ha,
             from.scsi.ha)

processor 1 t212
  place to.scsi.ha at link1.in:
  place from.scsi.ha at link1.out:
  inmos.scsi.driver() -- Host Adaptor Device Driver
SCSIDE MO.OCC

#INCLUDE "scsi.inc" --General SCSI definitions

PROC scsi.demo ( CHAN OF TO.SCSI TO.SCSI.HA,
                  CHAN OF FROM.SCSI FROM.SCSI.HA)

#USE "scsicoms.lib"
#USE "i_alldev.lib"
#USE "i_dirtac.lib"

VAL BYTE Initiator.ID IS 7 (BYTE):
VAL BYTE Target.ID IS 0 (BYTE):
VAL BYTE Inquiry.Data.Length IS #24 (BYTE):
VAL BYTE Request.Sense.Data.Length IS 18 (BYTE):

VAL INT Buff.Size IS 512:
VAL INT32 Block.Size IS INT32 Buff.Size:
VAL INT32 Number.of.Blocks IS 1 (INT32):

[Buff.Size]BYTE Block:
[255]BYTE Message:
[Inquiry.Data.Length]BYTE Inquiry.Data:
BYTE SCSI.Status, Msg.Length, :
INT16 Execution.Status:
INT32 Number.of.Blocks.32, Logical.Block.Address:

SEQ

--Initialise Controller and Reset SCSI Bus

SCSI.Initialise ( TO.SCSI.HA,
                  FROM.SCSI.HA,
                  INT16 Default.Data.Phase.Time.Out,
                  INT16 Default.Interrupt.Time.Out,
                  Enable.Parity.Checking,
                  Enable.Parity.Generation,
                  Fast.Cable.Mode,
                  Reset.SCSI.Controller,
                  Reset.SCSI.Bus,
                  Do.Self.Test,
                  Execution.Status)

... Check Execution Status

Enable.Initiator.Mode( TO.SCSI.HA,
                      FROM.SCSI.HA,
                      Initiator.ID,
                      Execution.Status)

... Check Execution Status

SCSI.Define.Data.Transfer.Mode ( TO.SCSI.HA,
                                FROM.SCSI.HA,
--After a SCSI Bus reset, the target device will
--return with a SCSI Status check condition.
--Use the following Request Sense Command to
--Clear the check condition.
Msg.Length := Zero.B

SCSI.Request.Sense.6( TO.SCSI.HA,
FROM.SCSI.HA,
Target.ID,
LUN,
Request.Sense.Data.Length,
Non.Linked.Command,
Request.Sense.Data,
Msg.Length,
Message,
SCSI.Status,
Execution.Status)

... Check Execution Status
--Should return with Good SCSI Status.

Msg.Length := Zero.B

SCSI.Inquiry.6( TO.SCSI.HA,
FROM.SCSI.HA,
Target.ID,
LUN,
Zero.B, -- EVDP
Zero.B, -- Page Code
Inquiry.Data.Length,
Non.Linked.Command,
Inquiry.Data,
Msg.Length,
Message,
SCSI.Status,
Execution.Status)

... Check Execution Status, and act as appropriate

--Interrogate Inquiry data to find out
--about the device.

--Define simple test pattern

SEQ i = 0 FOR Buff.Size
   Block[i] := BYTE (i / 2)

--Now write a single 512 byte block to the device
--at logical block 0

Logical.Block.Address := 0 (INT32)

SCSI.Write.10(TO.SCSI.HA,
FROM.SCSI.HA
Target.ID,
LUN,
DPO,
FUA,
RelAdr,
Logical.Block.Address,
Number.of.Blocks.32,
Block.Size,
Non.Linked.Command,
Block,
Msg.Length,
Message,
SCSI.Status,
Execution.Status)

... Check Execution Status, and act as appropriate

SEQ i = 0 FOR Buff.Size
    Block[i] := Zero.B          -- Clear buffer

SCSI.Read.IO( TO.SCSI.HA,
    FROM.SCSI.HA,
    Target.ID,
    LUN,
    DPO,
    FUA,
    RelAdr,
    Logical.Block.Address,
    Number.of.Blocks.32,
    Block.Size,
    Non.Linked.Command,
    Block,
    Msg.Length,
    Message,
    SCSI.Status,
    Execution.Status)

... Check Execution Status

--Check if data read = data written

SEQ i = 0 FOR Buff.Size
    IF
        (Block[i] <> (BYTE (i / 2)))
        CAUSEERROR()
    TRUE
    SKIP


Compiling, linking and running:

imakef scsidemo.btl
make -f scsidemo
lserver /sb scsidemo.btl /se

General comments:

Check the SCSI devices manual to ascertain that the SCSI command you wish the device to execute is implemented by the device, and that all the features of the command you wish to use have been implemented.

In general, use 10 byte commands in preference to 6 byte commands if your target device supports both.

### 10.5 List of supplied procedures.

<table>
<thead>
<tr>
<th>SCSI Commands for All Device Types</th>
<th>SCSI Interface control procedures</th>
<th>SCSI Commands for Direct Access Device Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Change Definition 10</td>
<td>SCSI Initialise</td>
<td>Format 6</td>
</tr>
<tr>
<td>Compare 10</td>
<td>Enable Target Mode</td>
<td>Lock Unlock Cache 10</td>
</tr>
<tr>
<td>Copy 6</td>
<td>Enable Initiator Mode</td>
<td>Pre Fetch 10</td>
</tr>
<tr>
<td>Copy And Verify 10</td>
<td>Define Data Transfer Mode</td>
<td>Prevent Allow Medium Removal 6</td>
</tr>
<tr>
<td>Inquiry 6</td>
<td>Host Adaptor Device Driver</td>
<td>Read 6</td>
</tr>
<tr>
<td>Log Select 10</td>
<td>Analyse Subsystem</td>
<td>Read 10</td>
</tr>
<tr>
<td>Log Sense 10</td>
<td>Reset Subsystem</td>
<td>Read Capacity 10</td>
</tr>
<tr>
<td>Mode Select 6</td>
<td>Read Subsystem not Error</td>
<td>Read Defect Data 10</td>
</tr>
<tr>
<td>Mode Select 10</td>
<td></td>
<td>Read Long 10</td>
</tr>
<tr>
<td>Mode Sense 6</td>
<td></td>
<td>Read Assign Blocks 6</td>
</tr>
<tr>
<td>Mode Sense 10</td>
<td></td>
<td>Release 6</td>
</tr>
<tr>
<td>Read Buffer 10</td>
<td></td>
<td>Reserve 6</td>
</tr>
<tr>
<td>Rx Diagnostic Results 6</td>
<td></td>
<td>Rezero Unit 6</td>
</tr>
<tr>
<td>Request Sense 6</td>
<td></td>
<td>Search Data 10</td>
</tr>
<tr>
<td>Send Diagnostic 6</td>
<td>Selection</td>
<td>Seek 6 and Seek 10</td>
</tr>
<tr>
<td>Test Unit Ready 6</td>
<td>Disconnect From Bus</td>
<td>Set Limits 10</td>
</tr>
<tr>
<td>Write Buffer 10</td>
<td>Reconnect to Bus</td>
<td>Start Stop Unit 6</td>
</tr>
<tr>
<td></td>
<td>Data In Phase</td>
<td>Synchronize Cache 10</td>
</tr>
<tr>
<td></td>
<td>Data Out Phase</td>
<td>Verify 10</td>
</tr>
<tr>
<td></td>
<td>Status and Message In Phase</td>
<td>Write 6</td>
</tr>
<tr>
<td></td>
<td>Status Phase</td>
<td>Write 10</td>
</tr>
<tr>
<td></td>
<td>Message In Phase</td>
<td>Write and Verify 10</td>
</tr>
<tr>
<td></td>
<td>Message Out Phase</td>
<td>Write Long 10</td>
</tr>
</tbody>
</table>

Note that the subscript numbers 6 and 10 refer to the length of the SCSI command in bytes.
10.6 Performance

The following sustained transfer rates in Mbytes/second have been measured on a limited range of disk drives during the transfer of 1MByte data structures to and from the device, using an IMS B404-3 (20MHz) TRAM to control the IMS B422 SCSI TRAM in initiator mode:

<table>
<thead>
<tr>
<th>Drive</th>
<th>Capacity</th>
<th>Read</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDC Sabre EMD 97201</td>
<td>(1.2 GByte)</td>
<td>1.26</td>
<td>1.45</td>
</tr>
<tr>
<td>Maxtor XT8380S</td>
<td>(380 Mbyte)</td>
<td>1.24</td>
<td>1.41</td>
</tr>
<tr>
<td>Maxtor LXT200S</td>
<td>(200 Mbyte)</td>
<td>1.02</td>
<td>1.02</td>
</tr>
<tr>
<td>Seagate ST125N</td>
<td>(20 Mbyte)</td>
<td>0.49</td>
<td>0.55</td>
</tr>
</tbody>
</table>

Performance of SCSI drives is very dependent upon the transfer size used i.e. how many blocks are transferred by a single read or write command. The fewer blocks that are transferred, the greater the targets command overhead and rotational latency impacts upon the transfer rate. Therefore to achieve high transfer rates, request large sequential data transfers. Note that some drives, have variable geometry recording surfaces and so the transfer rate decreases as the logical block number increases.
10.7  Compatibility.

The following list of disk drives have been found to be compatible with IMS F002A running on an IMS B422 SCSI TRAM.

<table>
<thead>
<tr>
<th>8&quot;</th>
<th>CDC Sabre 1.2 GByte.</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.25&quot; Full Height</td>
<td>Maxtor XT 8380S</td>
</tr>
<tr>
<td>5.25&quot; Half Height</td>
<td>Seagate ST296N</td>
</tr>
<tr>
<td></td>
<td>Seagate Wren ST2383N</td>
</tr>
<tr>
<td>3.5&quot;</td>
<td>Maxtor LXT 200S</td>
</tr>
<tr>
<td></td>
<td>Seagate ST125N</td>
</tr>
</tbody>
</table>

* Do not use SCSI.Test.Unit.Ready.6() after resetting SCSI Bus. Use SCSI.Request.Sense.6 to clear unit attention condition.

The following list of Seagate disk drives have been reported to work satisfactorily by customers using IMS F002B running on an IMS B422 SCSI TRAM. No performance figures are available.

<table>
<thead>
<tr>
<th>8&quot;</th>
<th>ST8368N</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ST8500N</td>
</tr>
<tr>
<td></td>
<td>ST8741N</td>
</tr>
<tr>
<td></td>
<td>ST8851N</td>
</tr>
<tr>
<td></td>
<td>ST81236N</td>
</tr>
<tr>
<td>5.25&quot; Half Height</td>
<td>ST2106N</td>
</tr>
<tr>
<td></td>
<td>ST2125N</td>
</tr>
<tr>
<td></td>
<td>ST2209N</td>
</tr>
<tr>
<td></td>
<td>ST2383N</td>
</tr>
<tr>
<td></td>
<td>ST2502</td>
</tr>
<tr>
<td>5.25&quot; Full Height</td>
<td>ST41520N</td>
</tr>
<tr>
<td></td>
<td>ST4182N</td>
</tr>
<tr>
<td></td>
<td>ST4350N</td>
</tr>
<tr>
<td></td>
<td>ST4702N</td>
</tr>
<tr>
<td></td>
<td>ST4766N</td>
</tr>
<tr>
<td></td>
<td>ST4767N</td>
</tr>
<tr>
<td></td>
<td>ST41200N</td>
</tr>
<tr>
<td>3.5&quot;</td>
<td>ST1126N</td>
</tr>
<tr>
<td></td>
<td>ST1162N</td>
</tr>
<tr>
<td></td>
<td>ST1201N</td>
</tr>
<tr>
<td></td>
<td>ST1201NS</td>
</tr>
<tr>
<td></td>
<td>ST1239NS</td>
</tr>
</tbody>
</table>

The following host bus adaptors have been tested with IMS B422 in target mode and found to be compatible.

<table>
<thead>
<tr>
<th>IBM PC</th>
<th>Seagate ST01 Host Bus Adaptor (16k &amp; 8k variants).</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Adaptec 1540 Host Bus Adaptor.</td>
</tr>
</tbody>
</table>
10.8 Operating environment

IMS F002A software is supplied in binary form and is compatible with IMS Dx205 OCCAM 2 and IMS Dx214 ANSI C toolset products. An IMS B422 SCSI TRAM, a general purpose compute TRAM (e.g. IMS B404) both mounted on a suitable mother board and a SCSI device (Winchester hard disk) along with a SCSI cable, are required for program execution (figure 10.4).

![Diagram of TRAM Mother Board]

Figure 10.4 Example SCSI configuration.

For program execution, the user will require:

- An IMS B422 TRAM
- A general purpose compute TRAM, such as the IMS B404
- A suitable TRAM motherboard on which to mount the above
- A suitable SCSI cable

10.9 IMS F002B Product Components

10.9.1 Distribution media

The IMS F002B software is distributed on two media systems:

- 360Kbyte 5.25 inch IBM format diskettes
- 720Kbyte 3.5 inch IBM format diskettes

10.9.2 Documentation

- Delivery manual
- User manual
10.10 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.

INMOS has a policy of continuously upgrading products, please contact your local distributor for the latest specification.

10.11 References

1 IMS B422 SCSI TRAM datasheet, INMOS Limited, September 1990
   (INMOS document number 42 1273 00)

2 occam Toolset datasheet, INMOS Limited, October 1990
   (INMOS document number 42 1483 00)

3 ANSI C Toolset datasheet, INMOS Limited, August 1990
   (INMOS document number 42 1471 00)

4 ANSI X3.131–1986 (SCSI–1)

A software support package for the IMS B419 Graphics TRAM

KEY FEATURES

- Functionally conformant subset of the CGI (ISO TC97/SC21 N1179) standard
- Separates CGI functions from hardware specific details
- Usable with the IMS B419 Graphics TRAM
- Compatible with INMOS ANSI C (IMS Dx214)

APPLICATIONS

- Graphical User Interfaces
- Scientific data presentation
- Engineering and interactive drawing packages
- Computer Aided Design
- Computer Animation
11.1 Introduction

The IMS F003 2D Graphics libraries offers a functionally conformant subset of the CGI (ISO TC97/SC21 N1179) standard. It is implemented in ANSI C, and is supplied with suitable C language bindings.

IMS F003 comprises two libraries, one of which implements the CGI conformant routines, while the other performs IMS B419 hardware dependent tasks. A user who wishes to use the Graphics routines with other hardware need only link in an alternative hardware library. The libraries are called CGILIB.LIB and B419.LIB respectively.

This document is a brief introduction to the features provided by IMS F003 and explains by way of example, how the product may be used.

It is assumed that the reader is familiar with:

- Transputers and C
- The CGI graphics standard
- The D7214 ANSI C toolset

11.2 Product Overview

The routines provided in the CGI library fall into 2 groups, namely Graphical Primitive functions and Graphical Attribute functions.

Graphical Primitive functions define the geometric components of a picture, and fall into the following categories:

- Line
- Marker
- Text
- Filled Area
- Image
- Generalized Drawing Primitive (GDP)

Graphical Attribute functions determine the appearance of the Graphical Primitive functions, such as line type, width and colour, character spacing, fill colour and so forth.

The user can specify 3 drawing modes, which are:

- Plot mode
- Filling mode
- Logical mode

The Plot mode defines whether or not pixels or Pels (user defined 'fat' pixels) are used as the fundamental image element.

The Filling mode defines whether a solid colour or a user designed pattern is used when region fills are performed.

The Logical mode defines whether or not logical operations are performed when image elements are plotted. For example, it is possible to perform a logical AND, OR, XOR, NAND, or NOR between the image element to be plotted and the image element in the screen memory.
All graphics operations are performed on a screen, which is a data structure representing an image. Users may define multiple screens, which may be used to perform animation or for implementation of a windowing system, for example.

### 11.2.1 Summary of the IMS F003 commands

The following commands comprise the CGILIB.LIB library. They are hardware independent, and use routines from the B419.LIB library to interface with the IMS B419 Graphics TRAM.

- `cgi_addsptext` - Append text at current position
- `cgi_addtext` - Append text to current text position
- `cgi_arc` - Outline part of axis-aligned ellipsoid
- `cgi_arcc` - As `cgi_arc`, with chord or segment lines
- `cgi_chrbegin` - Set current display position
- `cgi_chrspace` - Set current inter-character spacing
- `cgi_chrz` - Plot character with scaling
- `cgi_circle` - Outline an axis-aligned ellipsoid
- `cgi_cls` - Optimized screen clear
- `cgi_copy` - 2D block copy
- `cgi_disjpolyline` - Plot a series of disjoint lines
- `cgi_dot` - Plot a point
- `cgi_errstat` - Expound the current CGI error
- `cgi_fcircle` - Draw a filled axis aligned ellipsoid
- `cgi_ffan` - Draw a filled partial ellipsoid
- `cgi_fhline` - Fill a list of horizontal line segments
- `cgi_frect` - Draw a filled rectangle
- `cgi_ftrap` - Fill a trapezoid
- `cgi_init` - Initialize the CGI library static variables
- `cgi_line` - Draw a straight line between two end points
- `cgi_paint` - Paint an existing area
- `cgi_polygon` - Plot a polygon outline
- `cgi_polyline` - Plot a polyline through coordinate points
- `cgi_rect` - Draw an axis-aligned rectangle outline
- `cgi_rot` - 2D block rotation
- `cgi_search` - Scan horizontal line segment for colour changes
- `cgi_setbcol` - Select current background drawing colour
• cgi_setdrawmode - Set Plot, Filling and Logical modes
• cgi_setdrawscreen - Select current drawing screen
• cgi_setfcol - Select current foreground drawing colour
• cgi_setfillstyle - Define a fill pattern
• cgi_setfont - Define a font for text display
• cgi_setlinestyle - Define a custom line design
• cgi_setorient - Select orientation for text and image copy
• cgi_setpelstyle - Define a custom Pel design
• cgi_sptext - Plot text at specified position
• cgi_strokearc - Outline an arc without using symmetry techniques
• cgi_text - Display text at specified coordinates
• cgi_zoom - Arbitrary XY scaling of a 2D block

The following routines comprise the B419.LIB
• fs_displaybank - Select current screen for display
• fs_initscreen - Assign an identifying number to a screen
• fs_initVTC - Initialise G300 parameters
• fs_screenaddr - return the field address of a screen
• fs_setpalette - Set up the G300 CLUT entries
The following table shows the correspondence between CGI and IMS F003 Graphical Primitive functions.

<table>
<thead>
<tr>
<th>CGI</th>
<th>IMS F003</th>
</tr>
</thead>
<tbody>
<tr>
<td>POLYLINE</td>
<td>cgi_polyline</td>
</tr>
<tr>
<td>DISJOINT POLYLINE</td>
<td>cgi_disjpolyline</td>
</tr>
<tr>
<td>CIRCULAR ARC CENTRE</td>
<td>cgi_arc</td>
</tr>
<tr>
<td>ELLIPTICAL ARC</td>
<td>cgi_arc</td>
</tr>
<tr>
<td>POLY MARKER</td>
<td>cgi_dot, cgi_copy</td>
</tr>
<tr>
<td>CELL ARRAY</td>
<td>cgi_frect, cgi_ftrap, cgi_copy</td>
</tr>
<tr>
<td>POLYGON</td>
<td>cgi_polygon, cgi_ftrap, cgi_fhline,</td>
</tr>
<tr>
<td></td>
<td>cgi_paint, cgi_search</td>
</tr>
<tr>
<td>POLYGON SET</td>
<td>cgi_polyline, cgi_disjpolyline,</td>
</tr>
<tr>
<td></td>
<td>cgi_line, cgi_ftrap, cgi_fhline</td>
</tr>
<tr>
<td>RECTANGLE</td>
<td>cgi_rect, cgi_frect</td>
</tr>
<tr>
<td>CIRCLE</td>
<td>cgi_circle, cgi_fcircle</td>
</tr>
<tr>
<td>CIRCULAR ARC 3 POINT CLOSE</td>
<td>cgi_arcc, cgi_strokearc, cgi_ffan</td>
</tr>
<tr>
<td>CIRCULAR ARC CENTRE CLOSE</td>
<td>cgi_arcc, cgi_strokearc, cgi_ffan</td>
</tr>
<tr>
<td>ELLIPSE</td>
<td>cgi_circle, cgi_fcircle</td>
</tr>
<tr>
<td>ELLIPTICAL ARC CLOSE</td>
<td>cgi_arcc, cgi_strokearc, cgi_ffan</td>
</tr>
<tr>
<td>TEXT</td>
<td>cgi_text, cgi_sptext, cgi_chr,</td>
</tr>
<tr>
<td></td>
<td>cgi_chrbegin, cgi_chrspace</td>
</tr>
<tr>
<td>APPEND TEXT</td>
<td>cgi_addtext, cgi_addsptext, cgi_chr, cgi_chrspace</td>
</tr>
<tr>
<td>REstricted TEXT</td>
<td>cgi_text, cgi_sptext, cgi_chr,</td>
</tr>
<tr>
<td></td>
<td>cgi_chrbegin, cgi_chrspace</td>
</tr>
</tbody>
</table>

Table 11.1  Correspondence between CGI and IMS F003 Graphical Primitive Functions
The following table shows the correspondence between CGI and IMS F003 Attribute functions.

<table>
<thead>
<tr>
<th>CGI</th>
<th>IMS F003</th>
</tr>
</thead>
<tbody>
<tr>
<td>LINE TYPE</td>
<td>cgi_setlinestyle, cgi_setdrawmode</td>
</tr>
<tr>
<td>LINE WIDTH</td>
<td>cgi_setlinestyle, cgi_setdrawmode</td>
</tr>
<tr>
<td>LINE COLOUR</td>
<td>cgi_setlinestyle, cgi_setdrawmode</td>
</tr>
<tr>
<td>MARKER TYPE</td>
<td>cgi_setpelstyle, cgi_copy, cgi_zoom</td>
</tr>
<tr>
<td>MARKER SIZE</td>
<td>cgi_setpelstyle, cgi_copy, cgi_zoom</td>
</tr>
<tr>
<td>MARKER COLOUR</td>
<td>cgi_setpelstyle, cgi_copy, cgi_zoom</td>
</tr>
<tr>
<td>TEXT FONT INDEX</td>
<td>cgi_setfont</td>
</tr>
<tr>
<td>TEXT PRECISION</td>
<td>cgi_text, cgi_chr, cgi_zoom</td>
</tr>
<tr>
<td>CHARACTER EXPANSION FACTOR</td>
<td>cgi_chr, cgi_zoom</td>
</tr>
<tr>
<td>CHARACTER SPACING</td>
<td>cgi_chrspace</td>
</tr>
<tr>
<td>TEXT COLOUR</td>
<td>cgi_setfcol</td>
</tr>
<tr>
<td>CHARACTER HEIGHT</td>
<td>cgi_chr</td>
</tr>
<tr>
<td>CHARACTER ORIENTATION</td>
<td>cgi_setorient, cgi_rot</td>
</tr>
<tr>
<td>CHARACTER SET INDEX</td>
<td>cgi_setfcol</td>
</tr>
<tr>
<td>ALTERNATE CHARACTER SET INDEX</td>
<td>cgi_setfcol</td>
</tr>
<tr>
<td>INTERIOR STYLE</td>
<td>cgi_setfillstyle, cgi_setfcol</td>
</tr>
<tr>
<td>FILL COLOUR</td>
<td>cgi_setfcol</td>
</tr>
<tr>
<td>HATCH INDEX</td>
<td>cgi_setfillstyle</td>
</tr>
<tr>
<td>PATTERN INDEX</td>
<td>cgi_setfillstyle</td>
</tr>
<tr>
<td>PATTERN TABLE</td>
<td>cgi_setfillstyle</td>
</tr>
<tr>
<td>PATTERN SIZE</td>
<td>cgi_setfillstyle</td>
</tr>
</tbody>
</table>

Table 11.2  Correspondence between CGI and IMS F003 Attribute functions
11.3 Using IMS F003

This section demonstrates the usage of IMS F003 by way of example. The example is supplied in source on the release diskette. It initialises the IMS B419 TRAM using B419.LIB routines and displays an INMOS wafer logo using routines from CGILIB.LIB.

The C function prototypes for both libraries are referenced via the cgidefs.h header file, which also provides various important constant definitions.

The CGILIB.LIB and B419.LIB libraries must be linked with the code when building a bootable image. This is done using the standard INMOS link utility, ilink.

```
#include <channel.h>
#include <stdio.h>
#include <mathf.h>
#include <math.h>
#include <stdlib.h>
#include "cgidefs.h"

void palette ()
{  
  int clutloc=0;
  int colour=0;
  
  for (clutloc=0; clutloc<64; clutloc++)
  { 
    colour = clutloc*4;
    fs_setpalette (clutloc,colour,colour,colour); /* grey scale */
    fs_setpalette (clutloc+64,colour,0,0); /* red scale */
    fs_setpalette (clutloc+128,0,colour,0); /* green scale */
    fs_setpalette (clutloc+192,0,0,colour); /* blue scale */
  }
}

int boxThere (x,y)
int x,y;
{
  static int xMissing[] = { 0, 1, 0, 0, 1, 0, 7, 7 };
  static int yMissing[] = { 0, 0, 1, 7, 7, 6, 6, 7 };
  int i;

  for (i=0;i<8;i++)
    if (((xMissing [i] == x) && (yMissing [i] == y)) ||
        ((yMissing [i] == x) && (xMissing [i] == y)))
      return (0);
  return (1);
}

void logo (x0,y0,rad,fg_col,bg_col)
int x0,y0; /* top left coords */
int rad;  /* radius */
int fg_col,bg_col; /* box, circle colours */
{
  int boxEdge,holeEdge;
  int xc, yc;
  int xt, yt;
```
boxEdge=rad/5;
holeEdge=rad/39;
xc = (x0 + rad) + 9;
yc = (y0 + rad) + 9;
cgi_setfcol(bg_col);
cgi_fcircle (xc,yc,rad,rad);
{
    int x0 = (xc - (boxEdge << 2)) - ((holeEdge * 7) / 2);
    int y0 = (yc - (boxEdge << 2)) - ((holeEdge * 7) / 2);
    int x,y;

    for (x=0;x<8;x++)
        for (y=0;y<8;y++)
            if (boxThere (x,y))
                {
                    xt= x0 + ((boxEdge+holeEdge) * x);
                    yt= y0 + ((boxEdge+holeEdge) * y);
                    cgi_setfcol(fg_col);
                    cgi_frect (xt,yt,xt+boxEdge,yt+boxEdge);
                }
}

screen screens [2];
int visible_screen, invisible_screen;

/* These parms are suitable for 1024 by 1024
   on 50-60kHz linescan monitor */

int g3parms[] = {17,17,43,256,87,164,6,56,2048,338,0,491,21,255};

int main ()
{
    int loop1,loop2;
    char text1[] = {"inmos ltd"};
    char text2[] = {"IMS F003 C Graphics Libraries"};

    cgi_init ();
    fs_initVTG (g3parms);
    visible_screen = 0;
    invisible_screen = 1;
    fs_initscreen (&screens [visible_screen ],visible_screen ,1024,1024);
    fs_initscreen (&screens [invisible_screen],invisible_screen,1024,1024);
    fs_displaybank (visible_screen);
    palette ();

    cgi_setdrawscreen (&screens[visible_screen]);
    cgi_setfcol (127);
    cgi_cls (&screens [visible_screen],255);
    cgi_cls (&screens [invisible_screen],255);
    for (loop1=0;loop1<256;loop1++)
    {
        cgi_setfcol (loop1);
        for (loop2=0;loop2<4;loop2++)
            cgi_line ((loop1*4)+loop2,0,(loop1*4)+loop2,1023);
    }
    cgi_setdrawmode (PM_COL, RM_XOR, FM_COL);
    for (loop1=0;loop1<256;loop1++)
{  cgi_setfcol (loop1);
   for (loop2=0;loop2<4;loop2++)
      cgi_line (0,(loop1*4)+loop2,1023,(loop1*4)+loop2);
}
cgi_setdrawmode (PM_COL, RM_COL, FM_COL);
for (loop1=0;loop1<64;loop1++)
{
   cgi_setfcol (loop1);
   for (loop2=0;loop2<8;loop2++)
      cgi_line (256,256+(loop1*8)+loop2,768,256+(loop1*8)+loop2);
}
cgi_setfcol (63);
cgi_rect (256,256,768,768);
logo (270,390,100,40,20);
cgi_setfont (font8by8, 8, 2, 4);
cgi_setorient (TX_NORM);
cgi_chrspace (10,0);
cgi_setfcol (127);
cgi_setdrawmode (PM_COL, RM_XOR, FM_COL);
for (loop1=0;loop1<9;loop1++)
{
   cgi_chrbegin (518+(loop1*23),497);
   cgi_chrz (text1[loop1],20,20);
}
for (loop1=0;loop1<32;loop1++)
{
   cgi_chrbegin (290+(loop1*14),700);
   cgi_chrz (text2[loop1],12,14);
}
11.4 IMS F003 Product Components

11.4.1 Distribution media

The IMS F003 software is distributed on two media systems:

- 360Kbyte 5.25 inch IBM format diskettes
- 720Kbyte 3.5 inch IBM format diskettes

11.4.2 Documentation

- Delivery manual
- User manual

11.4.3 Operating environment

For program execution, the user will require:

- An IMS B419 Graphics TRAM
- A suitable TRAM motherboard on which to mount the above
- A colour monitor with RGB Video input

11.5 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
Software for the IMS B420 VecTRAM

KEY FEATURES

- A library of more than a 100 ANSI C routines for common signal/vector processing applications.
- Compatible with Zoran's library (ZoranLib 2.0) for ZR34325.
- ANSI C toolset compatible (IMS Dx214).
- Dramatically speeds up parallel applications and increases system performance involving vector/signal processing computation.
- When a vector library function is encountered, the co-processor is activated to execute the required function transparently.
- Automatically copies data structures from non shared memory areas to a shared memory area accessible by both the transputer and the Zoran ZR34325 vector co-processor.
- Obviates the need for users to directly program the hardware of IMS B420 for common vector/signal processing operations.
- The supplied C interface generator (intgen) and VecTram linker (ivtlink) binds transputer and Zoran ZR34325 programs into a single executable unit for execution on VecTRAM.
- Permits users to create their own libraries using a combination of Zoran and Inmos software development tools.

APPLICATIONS

- Speech processing.
- Communication and coding.
- Graphics and numerical processing.
- Radar, sonar, ultrasonics, etc.
- Seismic/geophysical data processing.
- Neural networks.
- Image processing and compression.
12.1 Introduction

The IMS F007A consists of a library of C functions developed specifically for common vector/signal processing tasks, encountered in many applications. The functions are callable from a C program running on an IMS B420 TRAM, and can be used to dramatically speed up parallel applications and system performance involving vector/signal processing computation.

In addition to the comprehensive library, tools are provided that permit users to create their own application specific libraries of VecTRAM routines. The tools permit transputer C programs, written for the IMS B420 VecTRAM, and Zoran Assembler programs (ASM325) for the ZR34325, to be bound into a single executable unit.

The libraries and development tools that are provided are as follows:

Libraries
- `ivtlb.h`, `ivtlb.lib` and `ivttool.lib`, C interface libraries for ZoranLib application library.
- `ivtlb.libz`, a modified version of the ZR34325 ZoranLib application library.

Development Tools
- `Intgen`, an interface generation utility which can automatically generate C interface functions for new ZR34325 subroutines.
- `ivtlink`, a VecTRAM Linker which links Transputer object and library files with ZR34325 object and library files.

This document is a brief introduction to the features provided by IMS F007A and explains, by way of example, how the product may be used.

It is assumed that the reader is familiar with:

- Transputers and C
- Digital Signal Processing (DSP)
- IMS Dx214 ANSI C toolset [1]

12.2 Product Overview

12.2.1 Library usage.

During program execution, when a vector library function is encountered, the co-processor is activated to execute the required function. On the IMS B420 TRAM, the co-processor has its own local fast memory space, which is also accessible to the transputer. However the transputer local memory is not visible to the co-processor. When a library function is called; if the data to be processed is in the transputer local memory space, it is automatically copied (using the block move capability of the T800) to a predetermined area in the co-processor space. The co-processor is then activated to execute the required function.

If the destination vector operand address, specified in the call, is in the transputer space, the processed data is automatically copied back to the specified area in the transputer memory space. This built-in copying means that the co-processor operation can be totally transparent to the programmer, and programs can be accelerated without the need for detailed knowledge about the operation of the IMS B420 TRAM.

The overhead associated with data copying, between the transputer and co-processor (or visa versa), is avoided, if the source and/or destination operands for the specified function are already in the
co-processor local memory space. The library functions automatically check the operand addresses and take appropriate action. In general, if the address of an input or an output operand, in a function call, is in the co-processor space, no data copying will take place for that operand. This is particularly important if operands are to undergo several vector/signal processing operations. For optimal performance, in such cases, the user can easily specify destination (and/or source) addresses which are local to the co-processor address space. In this way data copying, between the transputer and the shared memory area, can be minimised.

Apart from vector and arithmetic functions, the IMS F007A includes efficient vector move functions which allow optimisation at the application level. The library also supports co-processor control calls which are used to set rounding modes, etc.

### 12.2.2 Intgen – VecTRAM Interface Generation Utility

To use any new user-written ZR34325 subroutines in a transputer C program, one must prepare a C interface function for every ZR34325 subroutine. This task is tedious and error prone. The intgen utility automates this process by generating the C interface functions from an ASM325 header file.

The idea is that the same ASM325 header file that is used in ZR34325 assembly code will be used to generate the C interface library. Therefore, any additional information required by intgen is put into comments ('/*' ... '*/').

The operation of the intgen utility in terms of input and output file extensions is shown in figure 12.1.

![Intgen flow diagram](image)

**Figure 12.1 intgen flow diagram**

**Running the intgen utility**

To invoke the intgen utility use the following command line:

```
intgen ASM325-header [C-header]
```

The input `ASM325-header file` includes declarations of ZR34325 subroutines with additional intgen information placed in comments. The output `C-header file` includes ANSI-C declarations of the interface functions.

Each interface function is generated in a separate C file, with the name of the ZR34325 subroutine. Two additional output files are a '.bat' file and a '.lbb' file which includes commands for compiling the C interface files and building the C interface library. The names of these files are given after the name of the output `C-header file`.

If the second `C-header file` is omitted from the `intgen` command line, the output ANSI C declarations are sent to the standard output. The name of the input `ASM325-header file` is used for the output '.bat' and '.lbb' files.
12.2.3 ivtlink – VecTRAM Linker

The VecTRAM linker tool ivtlink, combines a number of compiled transputer modules and libraries with assembled ZR34325 modules and libraries into a transputer linked object file for the IMS B420 VecTRAM.

The operation of the VecTRAM linker in terms of the standard input and output file extensions is shown in figure 12.2.

![ivtlink flow diagram](image)

Figure 12.2 ivtlink flow diagram

To invoke the VecTRAM linker the following command line is used:

```
ivtlink [filenames] {options}
```

If an error occurs during the linking operation no output files are generated.

Example of use:

```
icc myprog.c /t8
ivtlink myprog.tco ivtlib.lib ivtttool.lib /f startup.lnk ivtlib.libz
icollect myprog.lku /t
iserver /sb myprog.btl /se
```

In this example the compiled file myprog.tco is linked to the standard VecTRAM C library ivtlib.lib and the VecTRAM ZR34325 library ivtlib.libz, using the startup file startup.lnk. The example also shows the steps for compiling, booting and loading the program.
### 12.3 Supplied Routines

The following list of C functions are provided by the library ivtlib.lib:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_325_RADD</td>
<td>Vector Add</td>
</tr>
<tr>
<td>C_325_RADDCN</td>
<td>Vector Scalar Add</td>
</tr>
<tr>
<td>C_325_RATAN2</td>
<td>Vector Two Argument Arctangent</td>
</tr>
<tr>
<td>C_325_RCMP</td>
<td>Vector Compare</td>
</tr>
<tr>
<td>C_325_RCMPCN</td>
<td>Vector Scalar Compare</td>
</tr>
<tr>
<td>C_325_RCCOS</td>
<td>Vector Cosine</td>
</tr>
<tr>
<td>C_325_RDIV</td>
<td>Vector Divide</td>
</tr>
<tr>
<td>C_325_RDOT</td>
<td>Dot Product</td>
</tr>
<tr>
<td>C_325_REXP</td>
<td>Vector Exponential (Base e)</td>
</tr>
<tr>
<td>C_325_REXP2</td>
<td>Vector Exponential (Base 2)</td>
</tr>
<tr>
<td>C_325_REXP10</td>
<td>Vector Exponential (Base 10)</td>
</tr>
<tr>
<td>C_325_HIST</td>
<td>Histograms</td>
</tr>
<tr>
<td>C_325_RLIMITH</td>
<td>Vector Clip High Limit</td>
</tr>
<tr>
<td>C_325_RLIMITHCN</td>
<td>Vector Scalar Clip High Limit</td>
</tr>
<tr>
<td>C_325_RLIMITL</td>
<td>Vector Clip Low</td>
</tr>
<tr>
<td>C_325_RLIMITLCN</td>
<td>Vector Scalar Clip Low Limit</td>
</tr>
<tr>
<td>C_325_RLIMITLHCN</td>
<td>Vector Clip Low-High Limits</td>
</tr>
<tr>
<td>C_325_RLIMITLHCN</td>
<td>Vector Scalar Clip Low-High Limits</td>
</tr>
<tr>
<td>C_325_RLOGE</td>
<td>Vector Logarithm (Natural)</td>
</tr>
<tr>
<td>C_325_RLOGEZ</td>
<td>Vector Logarithm with Zero Check (Natural)</td>
</tr>
<tr>
<td>C_325_RLOG2</td>
<td>Vector Logarithm (Base 2)</td>
</tr>
<tr>
<td>C_325_RLOG2Z</td>
<td>Vector Logarithm with Zero Check (Base 2)</td>
</tr>
<tr>
<td>C_325_RLOG10</td>
<td>Vector Logarithm (Base 10)</td>
</tr>
<tr>
<td>C_325_RLOG10Z</td>
<td>Vector Logarithm with Zero Check (Base 10)</td>
</tr>
<tr>
<td>C_325_RMAX</td>
<td>Vector Maximum Element</td>
</tr>
<tr>
<td>C_325_RMIN</td>
<td>Vector Minimum Element</td>
</tr>
<tr>
<td>C_325_RMUL</td>
<td>Vector Multiply</td>
</tr>
<tr>
<td>C_325_RMULCN</td>
<td>Vector Scalar Multiply</td>
</tr>
<tr>
<td>C_325_RMULTI</td>
<td>Vector Multiply (Integer by Float)</td>
</tr>
<tr>
<td>C_325_RMULTICN</td>
<td>Vector Scalar Multiply (Integer by Float)</td>
</tr>
<tr>
<td>C_325_RPOW</td>
<td>Vector Power</td>
</tr>
<tr>
<td>C_325_RRECP</td>
<td>Vector Reciprocal</td>
</tr>
<tr>
<td>C_325_RSIGN</td>
<td>Vector Signum Function</td>
</tr>
<tr>
<td>C_325_RSIGN2</td>
<td>Two Arguments Signum Function</td>
</tr>
<tr>
<td>C_325_RSIN</td>
<td>Vector Sine</td>
</tr>
<tr>
<td>C_325_RSQRT</td>
<td>Vector Square Root</td>
</tr>
<tr>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>--------------------------------------------</td>
</tr>
<tr>
<td>C_325_RSQRTZ</td>
<td>Vector Square Root with Input Check</td>
</tr>
<tr>
<td>C_325_RSUB</td>
<td>Vector Subtract</td>
</tr>
<tr>
<td>C_325_RSUBCN</td>
<td>Vector Scalar Subtract</td>
</tr>
</tbody>
</table>

Table 12.1 Basic Real Vector Operations

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_325_CADD</td>
<td>Complex Vector Add</td>
</tr>
<tr>
<td>C_325_CADDCN</td>
<td>Complex Vector Scalar Add</td>
</tr>
<tr>
<td>C_325_CCOPY</td>
<td>Complex Vector Copy</td>
</tr>
<tr>
<td>C_325_CDIV</td>
<td>Complex Vector Divide</td>
</tr>
<tr>
<td>C_325_CFCONV</td>
<td>Complex Fast Convolution</td>
</tr>
<tr>
<td>C_325_CMULT</td>
<td>Complex Vector Multiply</td>
</tr>
<tr>
<td>C_325_CMULTH</td>
<td>Complex Vector Multiply Hermitian</td>
</tr>
<tr>
<td>C_325_CRECIP</td>
<td>Complex Vector Reciprocal</td>
</tr>
<tr>
<td>C_325_CSUB</td>
<td>Complex Vector Subtract</td>
</tr>
<tr>
<td>C_325_CSUBCN</td>
<td>Complex Vector Scalar Subtract</td>
</tr>
</tbody>
</table>

Table 12.2 Basic Complex Vector Operations

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_325_CFFT</td>
<td>Complex FFT</td>
</tr>
<tr>
<td>C_325_CFFT2K</td>
<td>Complex FFT 2K</td>
</tr>
<tr>
<td>C_325_CFFT4K</td>
<td>Complex FFT 4K</td>
</tr>
<tr>
<td>C_325_CFFT8K</td>
<td>Complex FFT 8K</td>
</tr>
<tr>
<td>C_325_CFFT16K</td>
<td>Complex FFT 16K</td>
</tr>
<tr>
<td>C_325_CFFT32K</td>
<td>Complex FFT 32K</td>
</tr>
<tr>
<td>C_325_CFFTI</td>
<td>Complex FFT (Integer Input)</td>
</tr>
<tr>
<td>C_325_CFFTI2K</td>
<td>Complex FFT (Integer Input) 2K</td>
</tr>
<tr>
<td>C_325_CFFTI4K</td>
<td>Complex FFT (Integer Input) 4K</td>
</tr>
<tr>
<td>C_325_CFFTI8K</td>
<td>Complex FFT (Integer Input) 8K</td>
</tr>
<tr>
<td>C_325_CFFTI16K</td>
<td>Complex FFT (Integer Input) 16K</td>
</tr>
<tr>
<td>C_325_CFFTI32K</td>
<td>Complex FFT (Integer Input) 32K</td>
</tr>
<tr>
<td>C_325_CFFTIS</td>
<td>Complex FFT (Integer Input) Small Sequence</td>
</tr>
<tr>
<td>C_325_CFFTS</td>
<td>Complex FFT Small Sequence</td>
</tr>
<tr>
<td>C_325_CIFFT2K</td>
<td>Complex Inverse FFT (Integer Input) 2K</td>
</tr>
<tr>
<td>C_325_CIFFT4K</td>
<td>Complex Inverse FFT (Integer Input) 4K</td>
</tr>
<tr>
<td>C_325_CIFFT8K</td>
<td>Complex Inverse FFT (Integer Input) 8K</td>
</tr>
<tr>
<td>C_325_CIFFT16K</td>
<td>Complex Inverse FFT (Integer Input) 16K</td>
</tr>
<tr>
<td>C_325_CIFFT32K</td>
<td>Complex Inverse FFT (Integer Input) 32K</td>
</tr>
<tr>
<td>C_325_CIFFTI</td>
<td>Complex Inverse FFT (Integer Input)</td>
</tr>
</tbody>
</table>

Table continued opposite
<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_325_CIFFTI2K</td>
<td>Complex Inverse FFT (Integer Input) 2K</td>
</tr>
<tr>
<td>C_325_CIFFTI4K</td>
<td>Complex Inverse FFT (Integer Input) 4K</td>
</tr>
<tr>
<td>C_325_CIFFTI8K</td>
<td>Complex Inverse FFT (Integer Input) 8K</td>
</tr>
<tr>
<td>C_325_CIFFTI16K</td>
<td>Complex Inverse FFT (Integer Input) 16K</td>
</tr>
<tr>
<td>C_325_CIFFTI32K</td>
<td>Complex Inverse FFT (Integer Input) 32K</td>
</tr>
<tr>
<td>C_325_CIFFTIS</td>
<td>Complex Inverse FFT (Integer Input) Small Sequence</td>
</tr>
<tr>
<td>C_325_CIFFTS</td>
<td>Complex Inverse FFT Small Sequence</td>
</tr>
<tr>
<td>C_325_RFFT</td>
<td>Real FFT</td>
</tr>
<tr>
<td>C_325_RFFTIK</td>
<td>Real FFT 1K</td>
</tr>
<tr>
<td>C_325_RFFT2K</td>
<td>Real FFT 2K</td>
</tr>
<tr>
<td>C_325_RFFT4K</td>
<td>Real FFT 4K</td>
</tr>
<tr>
<td>C_325_RFFT8K</td>
<td>Real FFT 8K</td>
</tr>
<tr>
<td>C_325_RFFT16K</td>
<td>Real FFT 16K</td>
</tr>
<tr>
<td>C_325_RFFT32K</td>
<td>Real FFT 32K</td>
</tr>
<tr>
<td>C_325_RFFT256</td>
<td>Real FFT 256 point</td>
</tr>
<tr>
<td>C_325_RFFT512</td>
<td>Real FFT 512 point</td>
</tr>
<tr>
<td>C_325_RFFTI</td>
<td>Real FFT (Integer Input)</td>
</tr>
<tr>
<td>C_325_RFFTI1K</td>
<td>Real FFT (Integer Input) 1K</td>
</tr>
<tr>
<td>C_325_RFFTI2K</td>
<td>Real FFT (Integer Input) 2K</td>
</tr>
<tr>
<td>C_325_RFFTI4K</td>
<td>Real FFT (Integer Input) 4K</td>
</tr>
<tr>
<td>C_325_RFFTI8K</td>
<td>Real FFT (Integer Input) 8K</td>
</tr>
<tr>
<td>C_325_RFFTI16K</td>
<td>Real FFT (Integer Input) 16K</td>
</tr>
<tr>
<td>C_325_RFFTI32K</td>
<td>Real FFT (Integer Input) 32K</td>
</tr>
<tr>
<td>C_325_RFFTI256</td>
<td>Real FFT (Integer Input) 256 point</td>
</tr>
<tr>
<td>C_325_RFFTI512</td>
<td>Real FFT (Integer Input) 512 point</td>
</tr>
<tr>
<td>C_325_RFFTI512</td>
<td>Real FFT (Integer Input) Small Sequence</td>
</tr>
<tr>
<td>C_325_RFFTs</td>
<td>Real FFT Small Sequence</td>
</tr>
</tbody>
</table>

Table 12.3 Signal Processing And Polynomial Operations

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_325_CFFT2</td>
<td>Complex 2-D FFT</td>
</tr>
<tr>
<td>C_325_CFFTI2</td>
<td>Complex 2-D FFT (Integer Input)</td>
</tr>
<tr>
<td>C_325_CIFFT2</td>
<td>Complex 2-D Inverse FFT</td>
</tr>
<tr>
<td>C_325_CIFFTI2</td>
<td>Complex 2-D Inverse FFT (Integer Input)</td>
</tr>
<tr>
<td>C_325_RFFT2</td>
<td>Real 2-D FFT</td>
</tr>
<tr>
<td>C_325_RFFTI2</td>
<td>Real 2-D FFT (Integer Input)</td>
</tr>
</tbody>
</table>

Table 12.4 Image Processing Operations
12.4 Environment

IMS F007A software is supplied in binary form and is compatible with IMS Dx205 occam 2 and IMS Dx214 ANSI C toolset products.

For program execution, the user will require:

- An IMS B420 VecTRAM
- A suitable TRAM motherboard on which to mount the above

12.5 IMS F007A Product Components

12.5.1 Distribution media

The IMS F007A software is distributed on two media systems:

- 360Kbyte 5.25 inch IBM format diskettes
- 720Kbyte 3.5 inch IBM format diskettes

12.5.2 Documentation

- Delivery manual
- User manual

12.6 Error Reporting And Field Support

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates. Software problem report forms are included with the software. INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.

12.7 References

1 ANSI C Toolset datasheet, INMOS Limited, August 1990
(INMOS document number 42 1471 00)

12.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS F007A VecTRAM libraries and linker</td>
<td>IMS F007A-1</td>
</tr>
</tbody>
</table>

Table 12.5 Ordering Information
KEY FEATURES

- Host device drivers
- INMOS server program plus sources
- Tool for mapping transputer networks
- Support for INMOS development systems
- Support for application programs
- Support for new host machines
<table>
<thead>
<tr>
<th>Host machine</th>
<th>Operating system</th>
<th>IMS B008</th>
<th>IMS B014</th>
<th>IMS B015</th>
<th>IMS B016</th>
<th>IMS B017</th>
</tr>
</thead>
<tbody>
<tr>
<td>IBM PC XT, AT</td>
<td>DOS 3.0</td>
<td>IMS S708</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NEC PC-9801</td>
<td>DOS 3.0</td>
<td></td>
<td></td>
<td>IMS S708</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun 3</td>
<td>SunOS 4.1</td>
<td>IMS S514</td>
<td></td>
<td>IMS S514</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun 4</td>
<td>SunOS 4.1</td>
<td>IMS S514</td>
<td></td>
<td>IMS S514</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun 386i</td>
<td>SunOS 4.0.2</td>
<td>IMS S308</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun 386i</td>
<td>DOS 3.0</td>
<td>IMS S708</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IBM PS/2</td>
<td>DOS 3.0</td>
<td></td>
<td></td>
<td></td>
<td>IMS S217</td>
<td></td>
</tr>
</tbody>
</table>

Table 13.1  Board support software matrix

13.1 Product overview

The device driver and motherboard support software products support a wide range of motherboard and host configurations. The board software support matrix (table 13.1) defines the host machine, operating system and board combinations supported by each product.

Each board support product consists of a device driver, an INMOS server, software to map transputer networks and software to set the IMS C004 link switches on INMOS module motherboards.

13.1.1 Device driver

The device driver allows the motherboard to be installed as a standard device in the host machine which can be accessed via the operating system calls rather than accessing the interface registers directly.

13.1.2 INMOS server

The INMOS iserver is the standard mechanism for loading transputer binaries to transputers, and providing the transputer application with basic operating system services such as terminal input and output, file input and output, access to environment variables and so forth.

The INMOS server supports the execution of all INMOS development tools on transputers, and the execution of all applications built by the development tools.

The INMOS iserver is written C and easily ported to new development hosts. The source of the iserver is provided in each product. The iserver source can easily be extended to support new host services such as graphics. Developers may distribute both the source and binary of the iserver with their products free of charge. The device driver access within the iserver is encapsulated behind a simple interface called linkio.c. The linkio.c interface defines the set of C functions used to open, close, read from and write to the link interface.

Developers wishing to support their own boards with the iserver, simply need to reimplement the linkio.c module to call their own device driver. Having reimplemented the iserver, all INMOS development tools can now be executed on the developers own transputer hardware.

A wide range of companies support the linkio.c and iserver interfaces to their board and software products allowing easy adoption of new developments.

13.1.3 Transputer mapping software

The transputer mapping software assists the developer in checking the construction of transputer networks. The tool will list processors constituting the network and their interconnections. The tool can also be used to check the correct setting of link switches.

1. The current version of the IMS S217 software contains an implementation of the linkio.c module which directly accesses the interface board registers.
13.1.4 Switch setting support

Many of the INMOS motherboards use IMS CO04 link switches to allow the developer to set the transputer network topology under software control. The module motherboard software supports the setting of these switches.

13.2 Product components summary

13.2.1 Documentation

User manual

This describes how to install the software. It describes the board installation and test procedures. It describes how to use each of the software tools provided in the package.

13.2.2 Software

Device driver

INMOS Iserver (with sources)

Transputer mapping tool

Motherboard switch-setting software

13.3 Product variants

Table 13.1 defines the host machine and operating system requirements for each of the product variants. The general operating requirements and distribution media for each product are listed below.

13.3.1 General operating requirements

Each product will require:

- 1 Mbyte of free disk space
- INMOS TRAM with at least 1 Mbyte of memory to run motherboard software
- Operating system as defined by table 13.1 (or later version)

13.3.2 Distribution media

IMS S217

Software distributed on 720 Kbyte 3.5 inch IBM format floppy disks.

IMS S308

Software distributed on 720 Kbyte 3.5 inch floppy disks in bar format.

IMS S708

Software distributed on BOTH 360 Kbyte (48TPI) 5.25 inch IBM format floppy disks and 720 Kbyte 3.5 inch IBM format floppy disks.

IMS S514

Software distributed on DC600A data cartridges 60 Mbyte, QIC-11, in tar format.
13.4 OEM support

Customers wishing to distribute INMOS device drivers with their own products, or wishing to adapt INMOS device drivers for their own boards should contact SGS–THOMSON Sales Offices to get licensing details.
KEY FEATURES

- Transparent access to transputer networks over Ethernet
- Management of multiple transputer networks in a multi-user environment
- Support for mixed machines on host network
- Support for IMS B300 Ethernet Link Box.
- Support for IMS B018 Ethernet VME motherboard
- Fast download of programs over Ethernet to transputer networks
- Support for remote debugging of programs from host terminal
- Support for remote execution of application programs
- Support for IBM PC, VAX VMS, Sun 3, Sun 4
14.1 Introduction

The INMOS Network Support Software products assist in the management of transputers attached to computer networks, providing shared access to transputer resources in a manner transparent to the user.

The product variants supported are

- IMS S707 IBM PC
- IMS S607 VAX VMS
- IMS S507 Sun 3 and Sun 4

This datasheet describes the model on which the products are based and the functions supported. The operating requirements for each product variant are defined at the end of the data sheet.

14.2 Product Overview

14.2.1 Connecting transputers to computer networks

Transputers may be easily connected to computer networks. The connection may be achieved by inserting an INMOS motherboard into a host machine (a B014 in a Sun 4, or a B008 in an IBM PC for example), by using the IMS B300 Ethernet Link Box or by using the IMS B018 VME Ethernet motherboard in a VME rack. Each of these approaches gives one or more 'User Links' to which transputer networks can be directly attached. Programs may be loaded to the transputer networks down the User Links and operating system services are provided to the programs by communicating with servers across these User Links.

14.2.2 Capabilities

The system administrator is able to define a collection of capability strings for each User Link to reflect the capability of the transputer network connected to that link. The system administrator must then communicate the meaning of the capability strings to the users.

<table>
<thead>
<tr>
<th>Computer Network</th>
</tr>
</thead>
<tbody>
<tr>
<td>User link 1</td>
</tr>
<tr>
<td>Capabilities:</td>
</tr>
<tr>
<td>USERLINK1</td>
</tr>
<tr>
<td>32-BITTRANSPUTER</td>
</tr>
<tr>
<td>T805</td>
</tr>
<tr>
<td>T8GRID</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>User link 2</td>
</tr>
<tr>
<td>Capabilities:</td>
</tr>
<tr>
<td>USERLINK2</td>
</tr>
<tr>
<td>32-BITTRANSPUTER</td>
</tr>
<tr>
<td>T425</td>
</tr>
<tr>
<td>TREE</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>User link 3</td>
</tr>
<tr>
<td>Capabilities:</td>
</tr>
<tr>
<td>USERLINK3</td>
</tr>
<tr>
<td>32-BITTRANSPUTER</td>
</tr>
<tr>
<td>T805</td>
</tr>
</tbody>
</table>

Figure 14.1 Capabilities for User Links

Figure 14.1 illustrates capabilities defined for three user links from a computer network. When a user runs a program a capability string will be specified to the INMOS iserver. The system will then search for a free User Link with a matching capability string and create the connection for the user. If a user specifies the capability string '32-BITTRANSPUTER' then he may be connected to any of User Links 1 to 3, if the user specifies the capability string 'T8GRID' he will only be connected to User Link 1, assuming of course that it is free for use at that time. System administrators should ensure that each User Link has among its capability strings a unique string so that if necessary a user may request a specific User Link to be used.
The INMOS iserver has been extended so that a user may claim a User Link for a sequence of program executions, allowing for example the post-mortem debugger to be run following a failed program execution.

14.2.3 System configuration

Each host machine has a configuration file which defines the device types and capability strings for the User Links attached to the local host machine, and a sequence of host names. When the server is invoked it will first search for a local resource to satisfy the capability request, then failing local capability or availability the remote host connection servers are interrogated in turn.

![Diagram](https://via.placeholder.com/150)

**Figure 14.2** Access to transputers on remote hosts

This method of configuration description means that configuration files may be maintained local to each host machine, and that if necessary the scope of remote hosts can be prioritized and restricted.

14.2.4 Support for INMOS development tools

The INMOS development tools are fully supported by the Network Support Software. Transputer hosted tools may be run on transputer networks connected to User Links. In particular the symbolic interactive and post-mortem debugging tools may be used. Applications built with the tools are also supported.

14.2.5 Support for INMOS Ethernet connection system (IMS B300)

Tools are provided to initialise the INMOS Ethernet connection system with operating parameters (eg. Internet address) and to set up the capabilities of the User Links. Once the Ethernet connection system has been initialised it operates in exactly the same way as any other host machine. The connection services are built into the INMOS Ethernet connection system firmware.

14.2.6 Support for mixed networks of machines

The product variants for Sun 3, Sun 4, VAX VMS and PC will operate together in a mixed network. The VAX product requires a TCP implementation to be running, and the PC requires the Sun PC-NFS package.
Given these requirements are met then transputer networks plugged into Sun machines can be accessed from PC, and transputer networks plugged into PCs may be accessed from Sun machines. The INMOS Ethernet box may be accessed from Sun 3, Sun 4, VAX VMS and PC machines. In the context of figure 14.3 it is possible to access the transputer networks X, Y and Z from the host machines A, B, C, and D.

14.3 Product Component Summary

14.3.1 Documentation

User Manual

This describes how to install the software and set up the configuration files for the users. It describes how to set up and initialise an INMOS Ethernet box. It describes how users should use the iserver to load and debug programs.

14.3.2 Software

The software product consists of

Extended INMOS Iserver

Connection server

INMOS Ethernet box configuration program

14.4 Product Variants

14.4.1 IMS S707 IBM PC

Operating requirements

- IBM PC XT or AT
- 3 Mbytes of free disk space
- DOS 3.0 or later

1. Note that only one transputer network may be accessed on a particular PC, and that the PC must exclusively run the connection server software provided
Network Support Software

- Sun PC-NFS or compatible software

**Boards supported**
- IMS B004
- IMS B008 Motherboard

**Distribution media**
Software is distributed on BOTH 360 Kbyte (48TPI) 5.25 inch IBM format floppy disks AND 720 Kbyte 3.5 inch IBM format floppy disks.

14.4.2 IMS S607 VAX VMS

**Operating requirements**
- 3 Mbytes of free disk space
- VMS 5.2 or later
- WIN TCP/IP 5.0.2 or DEC TCP/IP

**Distribution media**
Software is distributed on TK50 tapes in VAX VMS backup format.

14.4.3 IMS S507 Sun 3 and Sun 4

**Operating requirements**
- Sun OS 4.1 or later
- 3 Mbytes free disk space

**Boards supported**
- IMS B014 VME motherboard
- IMS B016 VME master board

**Distribution media**
Software is distributed on DC600A data cartridges 60 Mbyte, QIC-11, in tar format.

14.5 **Error Reporting And Field Support**

A registration form is provided with each product. Return of the registration form will ensure you are informed about future product updates.

Software problem report forms are included with the software.

INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Region Technology Centres, and authorised distributors.
Real-time Kernels and Operating Systems
Features

- High performance real-time multi tasking executive for transputers (T2/T4/T8) and the next generation INMOS transputer, codenamed H1.
- Enhances the transputer hardware scheduler capabilities
- Deterministic, fixed-cost system calls, independent of the number of tasks, queues, and other system objects
- Pre-emptive priority based task scheduler
- Flexible inter-task synchronization and communication with mailboxes, queues, event flags and semaphores
- Global 32-bit event flags with overrun detection
- Counting semaphores for mutual exclusion
- Efficient time-slice option
- Reliable, high performance queues for message passing with priority or FIFO ordering
- System calls for memory allocation, real-time clock, character I/O, interrupt handling and initialisation
- Extended to provide support for interprocessor communication and distributed real-time systems.
- Fully compatible with INMOS ANSI C Compiler (IMS Dx214)
- Fully supported by RTscope, a comprehensive real-time multitasking de-bugger and VTRX32 system monitor, extended to provide distributed debugging in a multi transputer system
- Supported by Ready Systems and SGS-THOMSON field and factory support organizations
15.1 Overview

VRTX32 for transputers (VRTX32/T) is a multitasking executive designed for real-time embedded computer applications. Such applications include communications, instrumentation, military/aerospace, and factory automation. Since VVRTX32 has been extensively tested, developers can begin to work on the end application immediately. There is no delay in the product development schedule while a kernel is developed and tested in-house.

VRTX32 works on transputers without modification. It does not depend on any particular implementation of interrupts, timers, memory management, buses or I/O devices. The VVRTX32 implementation on transputers is fully compatible with the INMOS ANSI C compiler, thus allowing VVRTX32/T applications to be written in C. VVRTX32/T can be combined with Ready Systems component RTscope, a real-time multitasking debugger and VVRTX32 system monitor.

Within the VVRTX32/T model, extensions are provided which allow VVRTX32/T tasks on different transputers to communicate over channels. This capability offers an effective way of constructing distributed real-time systems based on VVRTX32/T, transputers and transputer communication links. VVRTX32/T sets a new standard of performance, features and reliability in off-the-shelf software components. Ready Systems used its experience with over 3500 customers to develop VVRTX32/T.

Deterministic Performance

In any real-time system, tasks must respond consistently and quickly to external events. In order to build an application that reacts reliably every time, the software developer must know the performance capabilities of the hardware and software components used in the system. VVRTX32/T is designed to give consistent response times no matter how many tasks, queues, or mailboxes are added to the system. In addition, VVRTX32/T does not exact a performance penalty when used with small systems. VVRTX32 services are invoked through a C interface. System calls exist for task management, memory allocation, inter-task synchronization and communication, real-time clock support, character I/O, interrupt handling and VVRTX32 initialization.

Distributed Environment

VRTX32/T fully exploits the transputer communication technology. Systems consisting of both 16-bit and 32-bit transputers can easily be constructed to match the application need. The distributed nature of VVRTX32/T means that, even in demanding applications, resource conflict can be avoided by easily adding additional processing nodes. This multiprocessing capability also lends itself to fault tolerant systems.

Support

VRTX32 is supported by Ready Systems’ worldwide field and factory support organisation. All Ready Systems’ products include a 90-day Standard Product Support service warranty. Upon expiration, customers may choose from a variety of support services including standard product technical phone support, on-line bulletin board, update service or consulting and product training.

INMOS products are supported worldwide through SGS-THOMSON Sales Offices, Regional Technology Centres, and authorised distributors.
C Executive for IBM PC, NEC PC, Sun 3, Sun 4 and VAX hosts

DESCRIPTION

The C EXECUTIVE for the transputer allows you to design and implement real-time embedded systems based on single or multiple transputers.

KEY FEATURES

- Real-time, prioritised fully pre-emptive task scheduler.
- UNIX-style standard I/O and redirection of I/O.
- Optional DOS filesystem available with disk device drivers.
- Real-time clock support.
- General-purpose event mechanism.
- Allows multi-transputer communications via a virtual link driver.
- Includes the fully ROMable JMI Portable C Library.
- XON/XOFF support built-in.
- Interrupt-driven device drivers.
- Full duplex serial device drivers.
- Built-in support for configurable devices.
- Device driver for physical and virtual links.
- Device driver for console and disk I/O via INMOS iserver.
- Device driver for SCSI disk.
- All system calls available as direct C function calls.
16.1 C Executive For The Transputer

C EXECUTIVE for the transputer has been developed to facilitate the design and implementation of transputer-based real-time embedded systems. It provides the transputer with a general-purpose interrupt mechanism; any channel (in-memory, physical link, virtual link) can be designated as a source of interrupt. Interrupt handlers can be assigned to interrupt sources. In addition, a periodic clock interrupt may be defined.

The same system calls are used for disk I/O, terminal I/O and interprocess communications, even where the communication is inter-processor. The I/O devices used by an application task may be reassigned by reconfiguration: no change to application code is required. This greatly simplifies system design and implementation; for example, a terminal may be used to simulate a process when testing the system. Since interprocess communication, inter-processor I/O and physical I/O are carried out using the same system calls, distributed systems can be very easily designed and implemented. In addition single processor systems can be easily scaled into multiprocessor systems.

C EXECUTIVE provides such services as fully pre-emptive scheduling, standard I/O, I/O redirection, terminal, disk, clock and link (physical and virtual) drivers, interprocess communication and, optionally, access to a filesystem. These services and a comprehensive portable C library are provided through re-entrant ROMable build-time libraries and startup code.

The user defined tasks are linked with the startup code and libraries to form an executable program. Apart from the scheduler and interrupt support code, other services are only extracted from the library if required. This means the program is only as large as it needs to be.

Those parts of the C EXECUTIVE which are specific to a particular processor are the interrupt handling, context switching, scheduling and device drivers. On the transputer, the C EXECUTIVE with user tasks and device drivers runs as a single level 1 process. Context switching and initial interrupt handling are carried out by level 0 processes.

C EXECUTIVE is a well established industrial strength real-time kernel which has been implemented for more than fifteen different target processor families. C EXECUTIVE for the transputer is initially packaged for the T2, T4 and T8 series transputers. A device driver is provided which supports both physical links and virtual links. The package has been designed to facilitate migration to the forthcoming series of transputers codenamed H1 at the time of writing.

16.2 Benefits Of C Executive

C EXECUTIVE is written almost entirely in ANSI Standard C - resulting in maximum reliability, portability and ease of maintenance. This means of implementation also provides the most efficient mechanism, both in terms of space and speed, for making system calls from high-level languages; extra layers of interface libraries are not required. Critical sections of C EXECUTIVE, including those responsible for context switching, task scheduling and interrupt handling, have been implemented in assembly language. This mixture of C and assembly languages provides both a C programming environment and fast response times for interrupts and context switching.

Multiprocessor systems can be configured for the transputer - application tasks executing on separate processors can communicate with each other via virtual link drivers. The standard development package allows an application to be built for either a T2, T4 or T8 series transputer.

C EXECUTIVE supports an optional filesystem - CE-DOSFILE is designed for optimum performance in real-time data acquisition applications. Major extensions to the standard DOS filesystem give improved performance and include contiguous files and configurable caches for each disk device.

CE-DOSFILE maintains complete media compatibility with DOS - using C EXECUTIVE and CE-DOSFILE on any CPU architecture, removable media can be read directly by any DOS system. CE-DOSFILE automatically maintains 8086 byte order within all filesystem structures, regardless of the host CPU byte ordering.

C EXECUTIVE can be extensively customised - it may be regarded as a very flexible component of the target system.
C EXECUTIVE encourages and facilitates dataflow design methods – viewing a system as a set of independent asynchronous processes, communicating with each other and with the external environment via clearly defined input and output data streams. The data queue mechanism provided by C EXECUTIVE allows direct implementation of dataflow design. Data queues are not limited by message size or number of messages, as with traditional “mailboxes”. Messages of various sizes can pass through the same data queue, with end-of-message events automatically alerting waiting tasks.

C EXECUTIVE provides built-in support for multiple terminals – all standard terminal input/output facilities, including XON/XOFF are simple configuration options, requiring no user-written code. Any combination of full duplex and half duplex devices can be configured.

Resource co-ordination – provided by a general-purpose named resource locking/unlocking mechanism. A shared text facility helps conserve memory by allowing each task to be represented by one or more processes, each with a separate priority. Shared text saves system memory, whilst retaining a private data area for each process. Up to 32768 discrete process priorities may be assigned.

C EXECUTIVE includes a comprehensive portable C library – contains almost 100 routines for memory allocation, character string manipulation, and buffered and formatted I/O. The JMI Portable C Library is the equivalent of a normal UNIX portable library, but is ROMable, sharable and re-entrant.

No special software development tools required – C EXECUTIVE is compiled, assembled and linked using the same tools as are used for the application programs.

16.3 CE-VIEW

CE-VIEW is an interactive system level debugging tool, which enables the user to “view” and modify the overall target system configuration, and also control individual user tasks within the system.

16.4 Documentation

C EXECUTIVE packages are supplied with an installation, release notes and comprehensive user documentation.

16.5 Availability

The binary development copy of C EXECUTIVE for the transputer is packaged for the INMOS C compiler host on PC (IMS D7214), VAX/VMS (IMS D6214), Sun 3 (IMS D5214) or Sun 4 (IMS D4214). The package supports T2, T4 and T8 series transputers.

Three software packages are available:

- Basic C EXECUTIVE for the transputer Optional CE-DOSFILE Optional CE-VIEW

The packages are provided on media appropriate to the host system (PC, VAX/VMS, Sun 3 or Sun 4).

C EXECUTIVE for the transputer provides the following device drivers:

- iserver tty driver
- link driver
- supporting both physical and virtual links

The optional CE-DOSFILE package provides the following additional device driver:

- disk driver for the INMOS B422 SCSI TRAM memory resident disk driver
- iserver disk driver

The C EXECUTIVE for the transputer is expected to be available before the end of 1990.

16.6 Licensing

The development copy of the transputer C EXECUTIVE is supplied under a shrinkwrap licence agreement. This licence allows the development copy to be installed on a single host development system, targeting
a system incorporating copies of C EXECUTIVE on up to two transputers. Development copies are available from Real Time Systems and its distributors in USA, France and Japan. Licences for multi-transputer systems, source, OEM and unlimited use are also available.

16.7 How To Order

Please contact the Real Time Systems Limited or the distributor appropriate to your area: UK: Real Time Systems Limited, PO Box 70, Viking House, Nelson Street, Douglas, Isle of Man, tel: (+ 44) 624 661400, fax: (+ 44) 624 663453.

France: COSMIC, 33 rue Le Corbusier, Europarc Creteil, 94035 Creteil, Cedex, tel: (+ 33) 1 43 99 53 90, fax: (+ 33) 1 43 99 14 83.

Japan: Advance Data Controls Corp., Nihon Seimei Otsuka Bldg., No. 13-4, Kita Otsuka 1-chome, Toshima-ku, Tokyo, tel (+ 81) 3 576 5351, fax (+ 81) 3 576 1772.

USA: JMI Software Consultants, Inc., PO Box 481, 904 Sheble Lane, Spring House PA 19477, tel: (+ 1) 215 628 0840, fax: (+ 1) 215 628 0353.

NOTE: C EXECUTIVE is a registered trademark of JMI Software Consultants, Inc. in the USA. CE-DOSFILE and CE-VIEW are trademarks of JMI Software Consultants, Inc.

© Copyright Real Time Systems Limited 1990

All information on C Executive is provided by Real Time Systems Limited. Although every effort has been made, Inmos does not guarantee the accuracy of the contents of this section.
Hardware Products
TRAnspputer Modules (TRAMS)
FEATURES
- Choice of Transputer (IMS T425 or IMS T800)
- Choice of Processor Speed (20 or 25 MHz)
- 32 Kbytes of no-wait-state SRAM
- Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits/s)
- Package has only 16 active pins.
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
A low cost, high performance, 16 pin transputer, ideal for applications where 4 Kbytes of on-chip RAM is not quite enough. The 32 Kbytes of off-chip RAM is ideal for systolic processing, signal processing, feature extraction etc. The IMS B008, fitted with ten IMS B401-5s, offers 50 MWhetstones/s in a single slot of an IBM PC, XT, AT, PS2 model 30, or clone.
17.1 IMS B401 TRAM engineering data

17.1.1 Introduction

The IMS B401 is one of a range of INMOS TRAnsputer Modules (TRAMs) incorporating a transputer and 32 Kbytes of static RAM. In effect, these TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes *Module Motherboard Architecture* and *Dual-In-Line Transputer Modules (TRAMs)* which are included later in this databook.

If the user intends to design a custom motherboard, then *The Transputer Databook* will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

17.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC, GND</td>
<td>in</td>
<td>Power supply and return</td>
<td>3, 14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Links</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13, 5, 2, 16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12, 4, 1, 15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6, 7</td>
</tr>
</tbody>
</table>

Table 17.1 IMS B401 Pin designations

Notes:

1. Signal names are prefixed by *not* if they are active low; otherwise they are active high.
2. Details of the physical pin locations can be found in Figure 17.3.
17.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in *The Transputer Databook*. However, a few of these signals are slightly different from the transputer specification as follows:

**notError (pin 11)**

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).

**LinkspeedA and LinkspeedB (pins 6 and 7)**

LinkspeedA and LinkspeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low the link(s) operate at 10 Mbits/s and when high the link(s) operate at 20 Mbits/s.

**Link signals**

Whilst the links obey a protocol identical to that described in *The Transputer Databook*, there are some differences in the electrical characteristics.

- **LinkIn0-3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.
- **LinkOut0-3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

17.1.4 Memory configuration

The IMS B401 with an IMS T414 has internal RAM occupying the first 2 Kbytes of address space, whereas internal RAM occupies the first 4 Kbytes on the IMS B401 with an IMS 425 or IMS T800. The two memory maps shown in Figure 17.1 reflect this fact.

**Location of external memory**

The IMS B401 has 32 Kbytes of external memory. Tables 17.2 and 17.3 show the start addresses of this memory for both the IMS T414 and the IMS T425/T800 versions of the IMS B401 (the "#" sign indicates a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
<th>From:</th>
<th>To:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>#80000800</td>
<td>#800087FF</td>
</tr>
</tbody>
</table>

*Table 17.2 Location of external memory on the IMS B401 with IMS T414*

<table>
<thead>
<tr>
<th>Hardware byte address</th>
<th>From:</th>
<th>To:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>#80001000</td>
<td>#80008FFF</td>
</tr>
</tbody>
</table>

*Table 17.3 Location of external memory on the IMS B401 with IMS T425 or IMS T800*
17.1.5 Mechanical details

Figure 17.2 indicates the vertical dimensions of an IMS B401 TRAM and Figure 17.3 shows the outline drawing of the IMS B401.
17.1.6 Installation

Since the IMS B401 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B401 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B401 carefully into the motherboard. Where the IMS B401 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B401 (see Figure 17.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes on the motherboard, and through the castelations on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.

Should it be necessary to unplug the IMS B401, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B401 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
17.1.7 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B401-3</th>
<th>IMS B401-8</th>
<th>IMS B401-5</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T800-20</td>
<td>T425-25</td>
<td>T800-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>Kbytes</td>
<td></td>
</tr>
<tr>
<td>SRAM &quot;wait states&quot;</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM cycle time</td>
<td>150</td>
<td>120</td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>None</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM &quot;wait states&quot;</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM cycle time</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>3.66</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>3.30</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>1.05</td>
<td>1.05</td>
<td>1.05</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>4.7</td>
<td>4.7</td>
<td>4.7</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>3.7</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>21</td>
<td>21</td>
<td>21</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0-70</td>
<td>0-70</td>
<td>0-70</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0-50</td>
<td>0-50</td>
<td>0-50</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75-5.25</td>
<td>4.75-5.25</td>
<td>4.75-5.25</td>
<td>Volt</td>
<td>3</td>
</tr>
<tr>
<td>Power consumption</td>
<td>1.2</td>
<td>1.5</td>
<td>1.5</td>
<td>W</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 17.4 IMS B401 specification

Notes:

1. This dimension includes the thickness of the PCB.
2. The figure quoted refers to the ambient air temperature.
3. The power consumption is the worst case value obtained when a sample of IMS B401 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

17.1.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B401 TRAM with IMS T800-20</td>
<td>IMS B401-3</td>
</tr>
<tr>
<td>IMS B401 TRAM with IMS T425-25</td>
<td>IMS B401-8</td>
</tr>
<tr>
<td>IMS B401 TRAM with IMS T800-25</td>
<td>IMS B401-5</td>
</tr>
</tbody>
</table>

Table 17.5 Ordering information
**FEATURES**

- IMS T222 Transputer
- 64 Kbytes of no-wait-state SRAM (100 ns memory cycle time)
- Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits/s)
- Package has only 16 active pins.
- Designed to a published specification (*INMOS Technical Note 29*).

**GENERAL DESCRIPTION**

The IMS B416 utilises the full memory space of the IMS T222 transputer. It is manufactured fully from surface mount silicon components. The IMS T222’s PLCC package brings low cost benefits to TRAM users.
18.1 IMS B416 TRAM engineering data

18.1.1 Introduction

The IMS B416 is one of a range of INMOS TRAnsputer Modules (TRAMs) incorporating a transputer and 64 Kbytes of static RAM. In effect, these TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then the Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

18.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC,GND</td>
<td>in</td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>Clockln</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Linkln0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
</tbody>
</table>

Table 18.1 IMS B416 Pin designations

Notes:

1 Signal names are prefixed by not if they are active low; otherwise they are active high.

2 Details of the physical pin locations can be found in Figure 18.3.

18.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in the Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).

LinkspeedA and LinkspeedB (pins 6 and 7)

LinkspeedA and LinkspeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low, the link(s) operate at 10 Mbits/s and when high the links operate at 20 Mbits/s.
Link signals

Whilst the links obey a protocol identical to that described in the Transputer Databook, there are some differences in the electrical characteristics.

**LinkIn0–3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.

**LinkOut0–3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

18.1.4 Memory configuration

The IMS B416 has internal RAM occupying the first 4 Kbytes of address space. The next 60 Kbytes is occupied by the external static RAM present on the board. The total of 64 Kbytes represents the maximum addressable memory space of the IMS T222 transputer.

Table 18.2 details the start and end addresses of this external memory and Figure 18.1 shows a graphical representation of the memory map (the "#" sign indicates a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #9000</td>
</tr>
<tr>
<td>To: #7FFE</td>
</tr>
</tbody>
</table>

Table 18.2 Location of external memory on the IMS B416
18.1.5 Mechanical details

Figure 18.2 indicates the vertical dimensions of an IMS B416 TRAM and Figure 18.3 shows the outline drawing of the IMS B416.

![Figure 18.2 IMS B416 height specification](image)

![Figure 18.3 IMS B416 outline drawing](image)

18.1.6 Installation

Since the IMS B416 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B416 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B416 carefully into the motherboard. Where the IMS B416 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B416 (see Figure 18.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.
Should it be necessary to unplug the IMS B416, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B416 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

### 18.1.7 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B416-10</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T222-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>64</td>
<td>Kbytes</td>
<td></td>
</tr>
<tr>
<td>SRAM “wait states”</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM “wait states”</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>1.05</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>4.7</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>30</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>2</td>
<td>W</td>
<td>3</td>
</tr>
</tbody>
</table>

Figure 18.4 IMS B416 specification

**Notes:**

1. This dimension includes the thickness of the PCB.
2. The figure quoted refers to the ambient air temperature.
3. The power consumption is the worst case value obtained when a sample of IMS B416 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

### 18.1.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B416 TRAM with IMS T222-20</td>
<td>IMS B416-10</td>
</tr>
</tbody>
</table>

Table 18.3 Ordering information
IMB B410 TRAM
32-bit transputer
160 Kbytes
Size 2

FEATURES
- IMS T801 Transputer with demultiplexed address and data busses
- 160 Kbytes of no-wait-state SRAM (100 ns memory cycle time)
- Size 2 TRAM
- Communicates via 4 INMOS serial links
- Package has only 16 active pins.
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The de-multiplexed address and data busses of the IMS T801 transputer allow very high performance systems to be constructed. The IMS B410 TRAM achieves 2-cycle memory accesses with very fast SRAMs, and yet still manages to squeeze 160 Kbytes onto a size 2 TRAM.

The IMS B410 TRAM allows users to benchmark the performance of the IMS T801 transputer. The standard TRAM interface means that the processor can simply be plugged into existing development systems. However, this module is as equally at home in very high performance system products, as it is in the evaluation environment.
19.1 IMS B410 TRAM engineering data

19.1.1 Description

The IMS B410 is an INMOS TRAnsputer Module (TRAM) incorporating the IMS T801 transputer and 160 Kbytes of static RAM. The demultiplexed address and data busses of the IMS T801 allow maximum use to be made of some very fast static RAM, and the IMS B410 achieves 2-cycle, 100ns external memory cycles.

TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort. TRAMs may be plugged into motherboards, which provide the necessary electrical signals, mechanical support and usually, an interface to a host machine. Various motherboards are now available from INMOS and from third-party vendors for most of the common computing platforms.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included in Part 3 of this databook. If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

19.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
</tbody>
</table>

Table 19.1 IMS B410 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in Figure 19.3.
19.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in The Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

**notError (pin 11)**

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. The TRAM specification recommends that no more than 10 notError outputs are connected together).

**LinkspeedA and LinkspeedB (pins 6 and 7)**

LinkspeedA and LinkspeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low the link(s) operate at 10 Mbits/s and when high the link(s) operate at 20 Mbits/s.

**Link signals**

Whilst the links obey a protocol identical to that described in The Transputer Databook, there are some differences in the electrical characteristics.

- LinkIn0–3 The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.
- LinkOut0–3 The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

19.1.4 Memory configuration

The internal RAM of the IMS T801 occupies the first 4 Kbytes of address space. The next 156 Kbytes is occupied by the external static RAM present on the TRAM. There is then a gap of 96 Kbytes. A pattern of 160 K of external RAM followed by a gap is repeated in 256 Kbyte blocks throughout the higher address space.

Table 19.2 details the start and end addresses of the external memory and Figure 19.1 shows a graphical representation of the memory map (the "#" sign indicates a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80001000</td>
</tr>
<tr>
<td>To: #80027FFF</td>
</tr>
</tbody>
</table>

Table 19.2 Location of external memory on the IMS B410
164 TRAnspu ter Modules (TRAMs)

HARDWARE BYTE ADDRESSES
#$7FFFFFFC
Repeated External RAM and Gap

#$80040000
#$80027FFF
GAP

#$80001000
156 Kbytes External RAM (2 cycle)

#$80000000
Internal RAM

Figure 19.1 Memory map

19.1.5 Mechanical details

Figure 19.2 indicates the vertical dimensions of an IMS B410 TRAM and Figure 19.3 shows the outline drawing of the IMS B410.
19.1.6 Installation

Since the IMS B410 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B410 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B410 carefully into the motherboard. Where the IMS B410 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B410 (see Figure 19.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes on the motherboard, and through the castlations on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.

Should it be necessary to unplug the IMS B410, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B410 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
19.1.7 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B410-11</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T801-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>160</td>
<td>Kbytes</td>
<td></td>
</tr>
<tr>
<td>SRAM &quot;wait states&quot;</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM &quot;wait states&quot;</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>2.15</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>4.7</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>50</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>3</td>
<td>W</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 19.3 IMS B410 specification

Notes:

1. This dimension includes the thickness of the PCB.
2. The figure quoted refers to the ambient air temperature.
3. The power consumption is the worst case value utilising all four links and with memory accessed simultaneously at a supply voltage (VCC) of 5.25 V.

19.1.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B410 TRAM with IMS T801-20</td>
<td>IMS B410-11</td>
</tr>
</tbody>
</table>

Table 19.4 Ordering information
IMS B411 TRAM
32-bit transputer
1 Mbyte
Size 1

FEATURES
• Choice of IMS T425 or IMS T800 Transputer
• 1 Mbyte of zero wait-state DRAM (150 ns memory cycle time)
• Size 1 TRAM
• Communicates via 4 INMOS serial links
• Package has only 16 active pins.
• Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The IMS B411 TRAM is the ideal module for applications where space is at a premium. With a full Mbyte of DRAM on a size 1 TRAM, 8 transputers and 8 Mbytes of memory can be installed in a single IBM PC (*) slot (using the IMS B008 motherboard) or in a single 6U VMEbus slot (using the IMS B014 motherboard). The choice of an IMS T800 or T425 transputer gives the user the flexibility to tailor a system to his exact requirements in terms of cost and performance.

(*) For IBM PC read: original PC, XT, AT, PS/2 Model 30 and most clones.
20.1 IMS B411 TRAM engineering data

20.1.1 Description

The IMS B411 is an INMOS TRAnsputer Module (TRAM) incorporating either an IMS T800 or IMS T425 trans­puter and 1 Mbyte of dynamic RAM.

TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort. TRAMs may be plugged into motherboards, which provide the necessary electrical signals, mechanical support and usually, an interface to a host machine. Various motherboards are now available from INMOS and from third-party vendors for most of the common computing platforms.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

20.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
</tbody>
</table>

Figure 20.1 IMS B411 Pin designations

Notes:

1 Signal names are prefixed by not if they are active low; otherwise they are active high.

2 Details of the physical pin locations can be found in Figure 20.4.

20.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in The Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. The TRAM specification recommends that no more than 10 notError outputs are connected together).
LinkSpeedA and LinkSpeedB (pins 6 and 7)

LinkSpeedA and LinkSpeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low the link(s) operate at 10 Mbits/s and when high the link(s) operate at 20 Mbits/s.

Link signals

Whilst the links obey a protocol identical to that described in the Transputer Databook, there are some differences in the electrical characteristics.

LinkIn0-3 The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.

LinkOut0-3 The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

20.1.4 Memory configuration

The internal RAM of the IMS T800 or IMS T425 occupies the first 4 Kbytes of address space. The next 1 Mbyte is occupied by the external dynamic RAM present on the TRAM. The external RAM is repeated in 1 Mbyte blocks throughout the higher address space.

Table 20.1 details the start and end addresses of the external memory and Figure 20.2 shows a graphical representation of the memory map (the "#" sign indicates a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80001000</td>
</tr>
<tr>
<td>To: #80100FFF</td>
</tr>
</tbody>
</table>

Table 20.1 Location of external memory on the IMS B411

Figure 20.2 Memory map
20.1.5 Mechanical details

Figure 20.3 indicates the vertical dimensions of a single IMS B411 TRAM, and Figure 20.4 shows the outline drawing of the IMS B411.

![Figure 20.3 IMS B411 height specification](image)

![Figure 20.4 IMS B411 outline drawing](image)

20.1.6 Installation

Since the IMS B411 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B411 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B411 carefully into the motherboard. Where the IMS B411 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B411 (see Figure 20.4) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes on the motherboard, and through the castlings on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.
Should it be necessary to unplug the IMS B411, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B411 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

20.1.7 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B411-3</th>
<th>IMS B411-7</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T800-20</td>
<td>T425-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM &quot;wait states&quot;</td>
<td>N/A</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>1</td>
<td>1</td>
<td></td>
<td>Mbyte</td>
</tr>
<tr>
<td>DRAM &quot;wait states&quot;</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>150</td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>1.05</td>
<td>1.05</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2</td>
<td>9.2</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>50</td>
<td>50</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70</td>
<td>0–70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50</td>
<td>0–50</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>4</td>
<td>4</td>
<td>W</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 20.2 IMS B411 specification

Notes:

1 This dimension includes the thickness of the PCB.

2 The figure quoted refers to the ambient air temperature.

3 The power consumption is the worst case value obtained when a sample of IMS B411 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

20.1.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B411 TRAM with IMS T800-20</td>
<td>IMS B411-3</td>
</tr>
<tr>
<td>IMS B411 TRAM with IMS T425-20</td>
<td>IMS B411-7</td>
</tr>
<tr>
<td>IMS B411 TRAM with IMS T800-25</td>
<td>IMS B411-5</td>
</tr>
<tr>
<td>IMS B411 TRAM with IMS T425-25</td>
<td>IMS B411-8</td>
</tr>
</tbody>
</table>

Table 20.3 Ordering information
FEATURES

- IMS T800 Transputer
- 32 Kbytes of zero wait-state SRAM
- 2 Mbytes of single wait-state DRAM
- Subsystem controller circuitry
- Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits/s)
- Package has only 16 active pins
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION

The IMS B404 is a very compact compute module providing a full 2 Mbytes of memory and still providing maximum performance capability. This is achieved by extending the principle of fast on chip RAM to include 32 Kbytes of static RAM which cycles as fast as possible. So any technique which puts most frequently accessed memory locations near the bottom of memory will speed up the processing. This TRAM is the most popular board for running INMOS’ Toolset packages.
21.1 IMS B404 TRAM engineering data

21.1.1 Introduction

The IMS B404 is one of a range of INMOS TRAnputer Modules (TRAMs) incorporating an IMS T800 transputer, 32 Kbytes of static RAM and 2 Mbytes of dynamic RAM. In effect, these TRAMs are board level transputers with a simple, standardized interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

21.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Links</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
<tr>
<td>Subsystem Services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SubSystemReset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubSystemAnalyse</td>
<td>out</td>
<td>Subsystem error analysis</td>
<td>1c</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 21.1 IMS B404 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in Figure 21.3.
21.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in *The Transputer Databook*. However, a few of these signals are slightly different from the transputer specification as follows:

**notError (pin 11)**

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).

**LinkSpeedA and LinkSpeedB (pins 6 and 7)**

LinkSpeedA and LinkSpeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low, the link(s) operate at 10 Mbits/s, and when high the link(s) operate at 20 Mbits/s.

**Link signals**

Whilst the links obey a protocol identical to that described in *The Transputer Databook*, there are some differences in the electrical characteristics.

- **LinkIn0–3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.

- **LinkOut0–3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

21.1.4 Subsystem signals

The IMS B404 has a subsystem port in addition to the usual TRAM signals. This enables the TRAM to reset or analyse a subsystem of other TRAMs and/or motherboards. The polarity of these signals is the same as that of the Reset, Analyse and notError standard TRAM signals. Therefore, the IMS B404 subsystem can drive other TRAMs on the same motherboard with no intermediate logic. However, SubSystemReset and SubSystemAnalyse must go through inverting buffers if they are to drive a subsystem off the motherboard.

These subsystem signals are accessed by writing or reading to control registers in the transputer memory space.
21.1.5 Memory configuration

The IMS B404 is able to access 2 Mbytes of memory. This is comprised of 4 Kbytes of internal transputer memory, 28 Kbytes of external SRAM and 2016 Kbytes of external DRAM. There are, in fact, 32 Kbytes of SRAM components and 2 Mbytes of DRAM components on the board, but the address spaces of each type of memory are superimposed. Therefore, the total memory available is limited to 2 Mbytes. This is sufficient to enable the Transputer Development System (TDS) to be run on a single IMS B404 TRAM.

Location of external memory

Tables 21.2 and 21.3 show the start addresses of the different types of external memory on the IMS B404 (the "#" sign indicates a hexadecimal number). The internal RAM on the IMS T800 occupies the first 4 Kbytes of address space.

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From:</td>
</tr>
<tr>
<td>To:</td>
</tr>
<tr>
<td>#80001000</td>
</tr>
<tr>
<td>#80007FFF</td>
</tr>
</tbody>
</table>

Table 21.2 Location of external SRAM on the IMS B404

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From:</td>
</tr>
<tr>
<td>To:</td>
</tr>
<tr>
<td>#80008000</td>
</tr>
<tr>
<td>#801FFFFF</td>
</tr>
</tbody>
</table>

Table 21.3 Location of external DRAM on the IMS B404

Since the internal memory on the IMS T800 is 1 cycle, the external SRAM is 3 cycle and the DRAM is 4 (or 5) cycle, a memory speed hierarchy is established. This architecture allows programmers to structure their code for optimum performance, and will become of even greater significance when the next faster version of the transputer becomes available.

Subsystem register locations

The subsystem register addresses start at hardware address #00000000 in all TRAMs that utilize a 32-bit processor, allowing software compatibility between TRAMs. These registers are located as shown in Table 21.4.

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemReset (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>SubSystemAnalyse (write only)</td>
<td>#00000004</td>
</tr>
<tr>
<td>notSubSystemError (read only)</td>
<td>#00000000</td>
</tr>
</tbody>
</table>

Table 21.4 Subsystem address locations

Setting bit 0 in either the reset or the analyse registers asserts the corresponding signal. Similarly, clearing bit 0 deasserts the signal. When an error occurs in the subsystem, bit 0 of the error location becomes set.

Byte locations #00000008 and #0000000C are unused. The subsystem registers are repeated at every sixteenth byte location in the positive address space. See Figure 21.1.
21.1.6 Mechanical details

Figure 21.2 indicates the vertical dimensions of a single IMS B404 and Figure 21.3 shows the outline drawing of the IMS B404.
21.1.7 Installation

Since the IMS 8404 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS 8404 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

If the subsystem signals are required, plug a 3-way header strip into the solder-side sockets on the IMS B404.

Plug the IMS B404 into the motherboard. Where the IMS B404 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B404 (see Figure 21.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS B404, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B404 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
21.1.8 Specification

This specification applies to part numbers IMS B404-5x, IMS B404-3y and IMS B404-8z, where x denotes Rev. A and after, y denotes Rev. E and after, and z denotes Rev. C and after.

<table>
<thead>
<tr>
<th></th>
<th>TRAM feature</th>
<th>IMS B404-5</th>
<th>IMS B404-3</th>
<th>IMS B404-8</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Transputer type</td>
<td>IMS T800-25</td>
<td>IMS T800-20</td>
<td>IMS T425-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Number of transputers</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Number of INMOS serial links</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Amount of SRAM</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>Kbyte</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SRAM “wait states”</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Amount of DRAM</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>Mbyte</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DRAM “wait states”</td>
<td>1(2)</td>
<td>1</td>
<td>1(2)</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Memory cycle time</td>
<td>120/160(200)</td>
<td>150/200</td>
<td>120/160(200)</td>
<td>ns</td>
<td>1,6</td>
</tr>
<tr>
<td></td>
<td>Subsystem controller</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Peripheral circuitry</td>
<td>None</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Parity</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Size (TRAM size)</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Length</td>
<td>3.66</td>
<td>3.66</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Pitch between pins</td>
<td>3.30</td>
<td>3.30</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Width</td>
<td>2.15</td>
<td>2.15</td>
<td>2.15</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Component height above PCB</td>
<td>9.2</td>
<td>9.2</td>
<td>9.2</td>
<td>mm</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>Component height below PCB</td>
<td>3.7</td>
<td>3.7</td>
<td>3.7</td>
<td>mm</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>Weight</td>
<td>68</td>
<td>68</td>
<td>68</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Storage temperature</td>
<td>0–70</td>
<td>0–70</td>
<td>0–70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Operating temperature</td>
<td>0–50</td>
<td>0–50</td>
<td>0–50</td>
<td>°C</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>4.75–5.25</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power consumption</td>
<td>6</td>
<td>5</td>
<td>5</td>
<td>W</td>
<td>5</td>
</tr>
</tbody>
</table>

Table 21.5  IMS B404 specification

Notes:

1. The two figures quoted refer to (i) SRAM cycle time, and (ii) DRAM cycle time.
2. Since the IMS B404 makes use of 1 Mbit ZIP RAMs, this dimension is larger than is normally stated for TRAMs.
3. This dimension includes the thickness of the PCB.
4. The figure quoted refers to the ambient air temperature.
5. The power consumption is the worst case value obtained when a sample of IMS B404 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.
6. The B404-5 incorporates some wait-state logic that generates an extra memory cycle wait-state whenever the same bank of DRAM is accessed consecutively. The figures in parentheses refer to these instances.

21.1.9 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B404 TRAM with IMS T800-25</td>
<td>IMS B404-5</td>
</tr>
<tr>
<td>IMS B404 TRAM with IMS T800-20</td>
<td>IMS B404-3</td>
</tr>
<tr>
<td>IMS B404 TRAM with IMS T425-25</td>
<td>IMS B404-8</td>
</tr>
</tbody>
</table>

Table 21.6  Ordering information
IMS B428
32-bit transputer
2 Mbytes
Size 2 TRAM

FEATURES
- IMS T801 Transputer with non-multiplexed buses
- 2 Mbytes zero wait state DRAM at 25 MHz
- 2 cycle access (typical), 3 cycle access (worst case)
- DRAM refresh interleaved with processor memory accesses
- Size 2 TRAM
- Communicates via 4 INMOS serial links
- Package has only 16 active pins
- Sub-system port for resetting transputer networks
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The IMS B428 provides a new option to users wanting maximum performance from Transputer based systems. The IMS T801 Floating Point Transputer features separate address and data busses which allows memory cycles to be completed in two clock cycles. New generation non-multiplexed dynamic memories are used to take advantage of this high bandwidth (50 Mbytes/second) memory interface. This design avoids the memory bandwidth reduction normally associated with dynamic memory refresh by splitting the memory into two banks and performing a refresh operation on one bank while the processor accesses the other. The result is a compact unit with enough memory to run major applications significantly faster than designs using a multiplexed bus.
22.1 IMS B428 TRAM engineering data

22.1.1 Introduction

The IMS B428 is one of a range of INMOS TRAnsputer Modules (TRAMs) incorporating an IMS T801 transputer and 2Mbyte of dynamic RAM. In effect, these TRAMs are board level transputers with a simple, standardized interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with a minimum of design effort.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

22.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td>in</td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
<tr>
<td>SubSystemReset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubSystemAnalyse</td>
<td>out</td>
<td>Subsystem error analysis</td>
<td>1c</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 22.1 IMS B428 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in figure 22.3.
22.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in *The Transputer Databook*. However, a few of these signals are slightly different from the transputer specification as follows:

notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).

LinkSpeedA and LinkSpeedB (pins 6 and 7)

LinkSpeedA sets the speed of the transputer links 0–3. When this input is low, the links operate at 10 Mbits/s, and when high the links operate at 20 Mbits/s. LinkSpeedB is not connected.

Link signals

Whilst the links obey a protocol identical to that described in the *Transputer Databook*, there are some differences in the electrical characteristics.

- **Linkln0–3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.
- **LinkOut0–3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

22.1.4 Subsystem signals

The IMS 8428 has a subsystem port in addition to the usual TRAM signals. This enables the TRAM to reset or analyse a subsystem of other TRAMs and/or motherboards. The polarity of these signals is the same as that of the Reset, Analyse and notError standard TRAM signals. Therefore, the IMS 8428 subsystem can drive other TRAMs on the same motherboard with no intermediate logic. However, SubSystemReset and SubSystemAnalyse must go through inverting buffers if they are to drive a subsystem off the motherboard.

These subsystem signals are accessed by writing or reading to control registers in the transputer memory space. See section 22.1.5.

22.1.5 Memory configuration

The IMS 8428 is able to access 2 Mbytes of memory. This is comprised of 4 Kbytes of internal transputer memory and 2Mbytes of DRAM. The memory is arranged as 2 banks, each of 1Mbyte. These banks are interleaved so that as successive words from memory are accessed, alternate banks are used.

The IMS 8428 completes the majority of memory accesses in two cycles. The condition for wait-stating the processor is that a write or refresh has been performed on one of the two banks of memory and this cycle is then immediately followed by another access to that bank. If a delay of one or more clock cycles occurs after the write or refresh then the pending wait state is cancelled.

A consequence of this arrangement is that block move operations will vary in speed according to which banks the source and destination are in. If the source and destination are in the same bank then the block move will proceed with no wait states, otherwise 1 wait state will be added per transfer, giving 2.5 cycle operation.

Refresh to the DRAMs is performed in parallel with write cycles — while one bank is being written the other is refreshed if this is needed. A mechanism is provided to continue refresh during periods when the processor is not executing any write cycles to the memory.
Subsystem register locations

The subsystem register addresses start at hardware address #00000000 in all TRAMs that utilize a 32-bit processor, allowing software compatibility between TRAMs. These registers are located as shown in Table 22.2.

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemReset (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>SubSystemAnalyse (write only)</td>
<td>#00000004</td>
</tr>
<tr>
<td>notSubSystemError (read only)</td>
<td>#00000000</td>
</tr>
</tbody>
</table>

Table 22.2 Subsystem address locations

Setting bit 0 in either the reset or the analyse registers asserts the corresponding signal. Similarly, clearing bit 0 deasserts the signal. When an error occurs in the subsystem, bit 0 of the error location becomes set.

Figure 22.1 Memory map
22.1.6 Mechanical details

Figure 22.2 indicates the vertical dimensions of a single IMS B428 and figure 22.3 shows the outline drawing of the IMS B428.
22.1.7 Installation

Since the IMS 8428 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS 8428 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. The height of components mounted on the underside of the IMS 8428 dictate the use of these spacer strips to allow adequate clearance when the TRAM is mounted on a motherboard.

If the subsystem signals are required, plug a 3-way header strip into the solder-side sockets on the IMS 8428. A 3-way spacer strip will also be needed as the TRAM will also be fitted with spacers.

Where the IMS 8428 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS 8428 (see figure 22.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS 8428, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS 8428 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
22.1.8 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T801-25</td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>SRAM wait states</td>
<td>N/A</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>2 Mbyte</td>
<td>1</td>
</tr>
<tr>
<td>DRAM wait states</td>
<td>0(1)</td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>80 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>Memory parity</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>TRAM size</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>2.15 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>5.0 mm</td>
<td>2</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>5.2 mm</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>70 g</td>
<td>3</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption (Max)</td>
<td>10 W</td>
<td></td>
</tr>
<tr>
<td>Power consumption (Typical)</td>
<td>6.5 W</td>
<td></td>
</tr>
</tbody>
</table>

Table 22.3 IMS 8428 specification

Notes

1 One wait state is inserted if a write to one of the two banks is immediately followed by another access to that same bank.

2 This dimension includes the thickness of the PCB.

3 Weight is approximate

22.2 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B428 TRAM with IMS T801-25</td>
<td>IMS B428-12</td>
</tr>
</tbody>
</table>

Table 22.4 Ordering information
FEATURES
• IMS T800 25 MHz Transputer
• 64 Kbytes of zero wait-state SRAM
• 4 Mbytes of single wait-state DRAM
• Subsystem controller circuitry
• Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits/s)
• Package has only 16 active pins
• Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The IMS B417 uses the IMS T800 25MHz transputer. The 4 Mbytes of DRAM is sufficient to run the Ada compiler from Alsyst. Also provided is 64 Kbytes of fast SRAM (3 cycle), so any technique which puts most frequently accessed memory locations near the bottom of memory will speed up the processing.
23.1 IMS B417 TRAM engineering data

23.1.1 Introduction

The IMS B417 is one of a range of INMOS Transputer Modules (TRAMs) incorporating an IMS T800 transputer, 64 Kbytes of static RAM and 4 Mbytes of dynamic RAM. In effect, these TRAMs are board level transputers with a simple, standardized interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

23.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Linkln0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
<tr>
<td>SubSystemReset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubSystemAnalyse</td>
<td>out</td>
<td>Subsystem error analysis</td>
<td>1c</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 23.1 IMS B417 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in Figure 23.3.
23.1.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached, but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in The Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).

LinkSpeedA and LinkSpeedB (pins 6 and 7)

LinkSpeedA and LinkSpeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low, the link(s) operate at 10 Mbits/s, and when high the link(s) operate at 20 Mbits/s.

Link signals

Whilst the links obey a protocol identical to that described in The Transputer Databook, there are some differences in the electrical characteristics.

- **LinkIn0–3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.
- **LinkOut0–3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

23.1.4 Subsystem signals

The IMS B417 has a subsystem port in addition to the usual TRAM signals. This enables the TRAM to reset or analyse a subsystem of other TRAMs and/or motherboards. The polarity of these signals is the same as that of the Reset, Analyse and notError standard TRAM signals. Therefore, the IMS B417 subsystem can drive other TRAMs on the same motherboard with no intermediate logic. However, SubSystemReset and SubSystemAnalyse must go through inverting buffers if they are to drive a subsystem off the motherboard.

These subsystem signals are accessed by writing or reading to control registers in the transputer memory space.
23.1.5 Memory configuration

The IMS B417 is able to access 4 Mbytes of memory. This is comprised of 4 Kbytes of internal transputer memory, 60 Kbytes of external SRAM and 4032 Kbytes of external DRAM. There are, in fact, 64 Kbytes of SRAM components and 4 Mbytes of DRAM components on the board, but the address spaces of each type of memory are superimposed. Therefore, the total memory available is limited to 4 Mbytes.

Location of external memory

Tables 23.2 and 23.3 show the start addresses of the different types of external memory on the IMS B417 (the "#" sign indicates a hexadecimal number). The internal RAM on the IMS T800 occupies the first 4 Kbytes of address space.

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80001000</td>
</tr>
<tr>
<td>To: #8000FFFF</td>
</tr>
</tbody>
</table>

Table 23.2 Location of external SRAM on the IMS B417

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80010000</td>
</tr>
<tr>
<td>To: #803FFFFF</td>
</tr>
</tbody>
</table>

Table 23.3 Location of external DRAM on the IMS B417

Since the internal memory on the IMS T800 is 1 cycle, the external SRAM is 3 cycle and the DRAM is 4 cycle, a memory speed hierarchy is established. This architecture allows programmers to structure their code for optimum performance.

Subsystem register locations

The subsystem register addresses start at hardware address #00000000 in all TRAMs that utilize a 32-bit processor, allowing software compatibility between TRAMs. These registers are located as shown in Table 23.4.

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemReset (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>SubSystemAnalyse (write only)</td>
<td>#00000004</td>
</tr>
<tr>
<td>notSubSystemError (read only)</td>
<td>#00000000</td>
</tr>
</tbody>
</table>

Table 23.4 Subsystem address locations

Setting bit 0 in either the reset or the analyse registers asserts the corresponding signal. Similarly, clearing bit 0 deasserts the signal. When an error occurs in the subsystem, bit 0 of the error location becomes set.

Byte locations #00000008 and #0000000C are unused. The subsystem registers are repeated at every sixteenth byte location in the positive address space. See Figure 23.1.
23.1.6 Mechanical details

Figure 23.2 indicates the vertical dimensions of a single IMS B417 and Figure 23.3 shows the outline drawing of the IMS B417.
23.1.7 Installation

Since the IMS B417 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B417 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.
If the subsystem signals are required, plug a 3-way header strip into the solder-side sockets (aside pins 1-3) on the IMS B417.

Plug the IMS B417 into the motherboard. Where the IMS B417 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B417 (see Figure 23.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS B417, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B417 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

23.1.8 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B417-5</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T800-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>64</td>
<td>Kbyte</td>
<td></td>
</tr>
<tr>
<td>SRAM &quot;wait states&quot;</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM cycle time</td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>4</td>
<td>Mbyte</td>
<td></td>
</tr>
<tr>
<td>DRAM &quot;wait states&quot;</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM cycle time</td>
<td>160</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>4.35</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>110</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>6</td>
<td>W</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 23.5  IMS B417 specification

Notes:
1. This dimension includes the thickness of the PCB.
2. The figure quoted refers to the ambient air temperature.
3. The power consumption is the worst case value obtained when a sample of IMS B417 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

23.1.9 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B417 TRAM with IMS T800-25</td>
<td>IMS B417-5</td>
</tr>
</tbody>
</table>

Table 23.6  Ordering information
FEATURES
- IMS T800 Transputer
- 4 Mbyte of one wait-state DRAM (160 ns memory cycle time)
- Size 1 TRAM
- Communicates via 4 INMOS serial links
- Package has only 16 active pins
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The IMS B426 TRAM is the ideal module for applications where space is at a premium. With 4 Mbyte of DRAM on a size 1 TRAM the following configurations are possible:

- 8 transputers and 32 Mbytes of memory can be installed in a single 6U VMEbus slot (using the IMS B014 motherboard)
- 4 transputers and 16 Mbytes of memory (using an IMS B017 PS/2 motherboard).

* For IBM PC read: original PC, XT, AT, PS/2 Model 30 and most clones.
24.1 Description

The IMS B426 is an INMOS TRAnsputer Module (TRAM) incorporating an IMS T800 transputer and 4 Mbytes of dynamic RAM.

TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort. TRAMs may be plugged into motherboards, which provide the necessary electrical signals, mechanical support and usually, an interface to a host machine. A variety of motherboards are now available from INMOS and from third-party vendors for most of the common computing platforms.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

24.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
</tbody>
</table>

Table 24.1 IMS B426 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in figure 24.3.

24.3 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in The Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

24.3.1 notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).
24.3.2 LinkSpeedA and LinkSpeedB (pins 6 and 7)

LinkSpeedA and LinkSpeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low the link(s) operate at 10 Mbits/s and when high the link(s) operate at 20 Mbits/s.

24.3.3 Link signals

Whilst the links obey a protocol identical to that described in the Transputer Databook, there are some differences in the electrical characteristics.

LinkIn0-3 The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.

LinkOut0-3 The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

24.4 Memory configuration

The internal RAM of the IMS T800 occupies the first 4 Kbytes of address space. The next 4 Mbytes is occupied by the external dynamic RAM present on the TRAM. The external RAM is repeated in 4 Mbyte blocks throughout the higher address space.

Table 24.2 details the start and end addresses of the external memory and figure 24.1 shows a graphical representation of the memory map (the "#" sign indicating a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80001000</td>
</tr>
<tr>
<td>To: #80004000</td>
</tr>
</tbody>
</table>

Table 24.2 Location of external memory on the IMS B426

![Figure 24.1 Memory map](image-url)
24.5 Mechanical details

Figure 24.2 indicates the vertical dimensions of a single IMS B426 TRAM and Figure 24.3 shows the outline drawing of the IMS B426.

![Figure 24.2 IMS B426 height specification](image)

![Figure 24.3 PCB profile drawing and pinout](image)

24.6 Installation

Since the IMS B426 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B426 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.
Plug the IMS B426 carefully into the motherboard. Where the IMS B426 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B426 (see figure 24.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes on the motherboard, and through the castations on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.

Should it be necessary to unplug the IMS B426, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B426 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

### Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B426-5</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T800-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM 'wait states'</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>4 Mbyte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM 'wait states'</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>160 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>1.05 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2 mm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7 mm</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>50 g</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>4 W</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

Table 24.3 IMS B426 specification

**Notes**

1. This dimension includes the thickness of the PCB.
2. The figure quoted refers to the ambient air temperature.
3. The power consumption is the worst case value obtained when a sample of IMS B426 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.
24.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B426 TRAM with IMS T800-25</td>
<td>IMS B426-5</td>
</tr>
</tbody>
</table>

Table 24.4 Ordering information
**FEATURES**

- 25MHz IMS T800 Transputer
- 8 Mbyte of one wait-state DRAM (160 ns memory cycle time)
- Size 2 TRAM
- Communicates via 4 INMOS serial links
- Package has only 16 active pins
- Subsystem control circuitry
- Designed to a published specification (*INMOS Technical Note 29*).

**GENERAL DESCRIPTION**

The IMS B427 is a compact size 2 TRAM offering 8Mbytes of 4-cycle DRAM and subsystem controller circuitry.

With a large amount of external memory, the B427 is able to run all of the INMOS development tools including the ADA compiler from Alsys. It is ideally suited for applications using large amounts of memory, allowing programs such as simulation and AI evaluation to run quickly and efficiently.
25.1 Description

The IMS B427 is an INMOS TRAnputer Module (TRAM) incorporating an IMS T800 transputer, 8 Mbytes of dynamic RAM and subsystem control circuitry.

TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort. TRAMs may be plugged into motherboards, which provide the necessary electrical signals, mechanical support and usually, an interface to a host machine. A variety of motherboards are now available from INMOS and from third-party vendors for most of the common computing platforms.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

25.1.1 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Links</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
<tr>
<td>Subsystem services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem reset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>Subsystem analyse</td>
<td>out</td>
<td>Subsystem error analysis</td>
<td>1c</td>
</tr>
<tr>
<td>Subsystem error</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 25.1 IMS B427 Pin designations

Notes:
1 Signal names are prefixed by not if they are active low; otherwise they are active high.
2 Details of the physical pin locations can be found in figure 25.3.

25.1.2 Standard TRAM signals

A TRAM can be regarded as a transputer with extra RAM attached but with only 16 signals brought out to the TRAM pins. The majority of the TRAM pins function in exactly the same way as the corresponding transputer signals, which are detailed in The Transputer Databook. However, a few of these signals are slightly different from the transputer specification as follows:

25.2 notError (pin 11)

This is an open collector signal. It is driven low when there is an error; otherwise it is pulled high by a resistor on the motherboard. This enables the notError outputs on several TRAMs to be wire-ORed together. (The TRAM specification recommends that no more than 10 notError outputs are connected together).
25.3 LinkSpeedA and LinkSpeedB (pins 6 and 7)

LinkSpeedA and LinkSpeedB set the speed of transputer link 0 and links 1-3 respectively. When the appropriate input is low the link(s) operate at 10 Mbits/s and when high the link(s) operate at 20 Mbits/s.

25.4 Link signals

Whilst the links obey a protocol identical to that described in the Transputer Databook, there are some differences in the electrical characteristics.

- **LinkIn0-3** The link inputs have pull-down resistors to ensure that they are disabled when they are not connected. Diodes are also included for protection against electrostatic discharge.

- **LinkOut0-3** The link outputs have resistors connected in series for matching to a 100 ohm transmission line.

25.5 Subsystem signals

The IMS B427 has a subsystem port in addition to the usual TRAM signals. This enables the TRAM to reset or analyse a subsystem of other TRAMs and/or motherboards. The polarity of these signals is the same as that of the Reset, Analyse and notError standard TRAM signals. Therefore, the IMS B427 subsystem can drive other TRAMs on the same motherboard with no intermediate logic. However, SubSystemReset and SubSystemAnalyse must go through inverting buffers if they are to drive a subsystem off the motherboard.

These subsystem signals are accessed by writing or reading to control registers in the transputer memory space.

25.5.1 Memory configuration

The internal RAM of the IMS T800 occupies the first 4 Kbytes of address space. The next 8 Mbytes is occupied by the external dynamic RAM present on the TRAM.

Table 25.2 details the start and end addresses of the external memory and figure 25.1 shows a graphical representation of the memory map (the "#" sign indicating a hexadecimal number).

<table>
<thead>
<tr>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>From: #80001000</td>
</tr>
<tr>
<td>To: #807FFFFF</td>
</tr>
</tbody>
</table>

Table 25.2 Location of external memory on the IMS B427

Subsystem register locations

The subsystem register addresses start at hardware address #00000000 in all TRAMs that utilize a 32-bit processor, allowing software compatibility between TRAMs. These registers are located as shown in Table 25.3.

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemReset (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>SubSystemAnalyse (write only)</td>
<td>#00000004</td>
</tr>
<tr>
<td>notSubSystemError (read only)</td>
<td>#00000000</td>
</tr>
</tbody>
</table>

Table 25.3 Subsystem address locations

Setting bit 0 in either the reset or the analyse registers asserts the corresponding signal. Similarly, clearing bit 0 deasserts the signal. When an error occurs in the subsystem, bit 0 of the error location becomes set.
Byte locations #00000008 and #0000000C are unused. The subsystem registers are repeated at every sixteenth byte location in the positive address space. See Figure 25.1.

25.5.2 Mechanical details

Figure 25.2 indicates the vertical dimensions of a single IMS B427 TRAM and Figure 25.3 shows the outline drawing of the IMS B427.
25.5.3 Installation

Since the IMS B427 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B427 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B427 carefully into the motherboard. Where the IMS B427 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B427 (see figure 25.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes on the motherboard, and through the castiations on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.

Should it be necessary to unplug the IMS B427, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B427 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
25.5.4 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B427-5</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>T800-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM ‘wait states’</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>8</td>
<td>Mbyte</td>
<td></td>
</tr>
<tr>
<td>DRAM ‘wait states’</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>160 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>2.15 inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2 mm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.1 mm</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>63 g</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>4.6 W</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

Table 25.4 IMS B427 specification

Notes

1 This dimension includes the thickness of the PCB.

2 The figure quoted refers to the ambient air temperature.

3 The power consumption is the worst case value obtained when a sample of IMS B427 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

25.5.5 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B427 TRAM with IMS T800-25</td>
<td>IMS B427-5</td>
</tr>
</tbody>
</table>

Table 25.5 Ordering information
IMS B408
Frame store TRAM
Size 8

FEATURES
• IMS T800 Transputer
• 1 Mbytes single wait-state work space DRAM
• 1.25 Mbytes single wait-state dual port DRAM
• Dual Port supports continuous data rates up to 100 Mbytes/s
• Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits/s)
• Designed to a published specification (INMOS Technical Note 29)

GENERAL DESCRIPTION
The IMS B408 implements the drawing and image storage parts of a medium to high performance graphics system. It incorporates a powerful 32-bit microprocessor with on-chip FPU, 1 Mbyte of workspace RAM and 1.25 Mbyte of display RAM accessible to the processor and dual ported to the Pixel Port. The pixel port is capable of sustaining continuous data transmission at up to 100 Mbytes/sec, independently of the processor, and under control of an autonomous address generator. The IMS B408 supports both interlaced and non-interlaced displays of arbitrary resolution up to 1024 × 768 pixels. At lower resolutions multiple frame buffers are supported; e.g. 4 frame buffers of 640 × 480 pixels.
26.1 IMS B408 TRAM engineering data

26.1.1 Introduction

The IMS B408 is one of a range of INMOS TRAnsputer Modules (TRAMs). In effect, TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

The IMS B408 is designed to be used with the IMS B409 display driver TRAM. When connected to an IMS B409 via the INMOS Pixel Bus (and a suitable video monitor) a complete drawing and display system is formed. System performance is increased simply by adding more IMS B408s.

The IMS B408 performs the drawing function in such a system. The graphics processor is an IMS T800; a fast 32 bit processor with on-chip FPU. Image data is drawn into 1.25 Mbyte of dual port RAM; a further 1 Mbyte of RAM is provided for program/data storage. Image data is output through the pixel bus pixel port under the control of the dual port address generator. The address generator is programmable and responds to system timing signals from the pixel bus.

26.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Services</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3, 14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Links</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13, 5, 2, 16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12, 4, 1, 15</td>
</tr>
<tr>
<td>LinkspeedA, B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6, 7</td>
</tr>
</tbody>
</table>

Table 26.1 IMS B408 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.

2. Details of the physical pin locations can be found in Fig. 26.4.

LinkOut0-3 Transputer link output signals. These outputs are intended to drive into transmission lines with a characteristic impedance of 100Ω. They can be connected directly to the LinkIn pins of other transputers or TRAMs.

LinkIn0-3 Transputer link input signals. These are the link inputs of the transputer. Each input has a 10KΩ resistor to GND to establish the idle state, and a diode to VCC as protection against ESD. They can be connected directly to the LinkOut pins of other transputers or TRAMs.

LinkSpeedA, LinkSpeedB These select the speeds of Link0 and Link1,2,3 respectively. Table 26.2 shows the possible combinations.

1. Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Dual-In-Line Transputer Modules (TRAMs) and Module Motherboard Architecture which are included later in this databook. The Transputer Databook may also be required. This is available as a separate publication from INMOS (72 TRN 203 01).
<table>
<thead>
<tr>
<th>LinkSpeedA</th>
<th>LinkSpeedB</th>
<th>Link0</th>
<th>Link1,2,3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>10 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>20 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>20 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
</tbody>
</table>

Table 26.2 Link speed selection

Clockln A 5MHz input clock for the transputer. The transputer synthesises its own high frequency clocks. Clockln should have a stability over time and temperature of 200ppm. Clockln edges should be monotonic within the range 0.8V to 2.0V with a rise/fall time of less than 8ns.

Reset Resets the transputer, and other circuitry. Reset should be asserted for a minimum of 100ms. After Reset is deasserted a further 100ms should elapse before communication is attempted on any link. After this time, the transputer on this TRAM is ready to accept a boot packet on any of its links.

![Reset timing](image)

Analyse is used, in conjunction with Reset, to stop the transputer. It allows internal state to be examined so that the cause of an error may be determined. Reset and Analyse are used as shown in figure 26.1. A processor in analyse mode can be interrogated on any of its links.

![Analyse timing](image)

notError An open collector output which is pulled low when the transputer asserts its Error pin. notError should be pulled high by a 10KΩ resistor to VCC. Up to 10 notError signals can be wired together. The combined error signal will be low when any of the contributing signals is low.
26.1.3 Pixel Port signals

The IMS B408 has a pixel data port in addition to the usual TRAM signals. This enables the TRAM to connect via the INMOS pixel bus to an IMS B409 display TRAM; and possibly several other IMS B408s. The pinout is defined in Table 26.3. The pixel bus uses 60-way IDC connectors and flat ribbon cable.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>In/Out</th>
<th>Pin</th>
<th>Pin No.</th>
<th>In/Out</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td>GND</td>
<td>2</td>
<td></td>
<td>D0</td>
</tr>
<tr>
<td>3</td>
<td>out</td>
<td>D1</td>
<td>4</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>out</td>
<td>D2</td>
<td>6</td>
<td></td>
<td>D3</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>GND</td>
<td>8</td>
<td></td>
<td>D4</td>
</tr>
<tr>
<td>9</td>
<td>out</td>
<td>D5</td>
<td>10</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>out</td>
<td>D6</td>
<td>12</td>
<td></td>
<td>D7</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>GND</td>
<td>14</td>
<td></td>
<td>D8</td>
</tr>
<tr>
<td>15</td>
<td>out</td>
<td>D9</td>
<td>16</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>out</td>
<td>D10</td>
<td>18</td>
<td></td>
<td>D11</td>
</tr>
<tr>
<td>19</td>
<td></td>
<td>GND</td>
<td>20</td>
<td></td>
<td>D12</td>
</tr>
<tr>
<td>21</td>
<td>out</td>
<td>D13</td>
<td>22</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>out</td>
<td>D14</td>
<td>24</td>
<td></td>
<td>D15</td>
</tr>
<tr>
<td>25</td>
<td></td>
<td>GND</td>
<td>26</td>
<td></td>
<td>D16</td>
</tr>
<tr>
<td>27</td>
<td>out</td>
<td>D17</td>
<td>28</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>out</td>
<td>D18</td>
<td>30</td>
<td></td>
<td>D19</td>
</tr>
<tr>
<td>31</td>
<td></td>
<td>GND</td>
<td>32</td>
<td></td>
<td>D20</td>
</tr>
<tr>
<td>33</td>
<td>out</td>
<td>D21</td>
<td>34</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>35</td>
<td>out</td>
<td>D22</td>
<td>36</td>
<td></td>
<td>D23</td>
</tr>
<tr>
<td>37</td>
<td></td>
<td>GND</td>
<td>38</td>
<td></td>
<td>D24</td>
</tr>
<tr>
<td>39</td>
<td>out</td>
<td>D25</td>
<td>40</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>41</td>
<td>out</td>
<td>D26</td>
<td>42</td>
<td></td>
<td>D27</td>
</tr>
<tr>
<td>43</td>
<td></td>
<td>GND</td>
<td>44</td>
<td></td>
<td>D28</td>
</tr>
<tr>
<td>45</td>
<td>out</td>
<td>D29</td>
<td>46</td>
<td></td>
<td>GND</td>
</tr>
<tr>
<td>47</td>
<td>out</td>
<td>D30</td>
<td>48</td>
<td></td>
<td>D31</td>
</tr>
<tr>
<td>49</td>
<td></td>
<td>GND</td>
<td>50</td>
<td></td>
<td>notSEQclk</td>
</tr>
<tr>
<td>51</td>
<td></td>
<td>GND</td>
<td>52</td>
<td></td>
<td>notRAMclk</td>
</tr>
<tr>
<td>53</td>
<td></td>
<td>GND</td>
<td>54</td>
<td></td>
<td>notFieldSync</td>
</tr>
<tr>
<td>55</td>
<td></td>
<td>GND</td>
<td>56</td>
<td></td>
<td>notEarlyBlank</td>
</tr>
<tr>
<td>57</td>
<td></td>
<td>GND</td>
<td>58</td>
<td></td>
<td>notEvenField</td>
</tr>
<tr>
<td>59</td>
<td></td>
<td>GND</td>
<td>60</td>
<td></td>
<td>SysReady</td>
</tr>
</tbody>
</table>

Table 26.3 Pixel Bus pin designations

D0 – 31 Pixel data is output on a 32 bit bus. Transitions occur on the falling edge of notSEQclk. The data bus is open collector and carries inverted data. This allows data from different serial port modules to be ORed on the Pixel Bus.
notSEQclk A continuous input clock used as the timing reference by the dual port address generator. It has a maximum frequency of 25MHz. Data and control strobes transitions are synchronised to the falling edge of notSEQclk.

notRAMclk Used to clock pixel data from the dual port RAM onto the pixel bus. It is the same frequency and phase as notSEQclk but is gated so that it does not run during blanking. Thus, no data is lost during blanking. In the off state it is high.

notEarlyBlank A time-advanced version of the display blanking signal. Used by the dual port address generator as an early warning of when pixel data will be required and of when it should be turned off.

notFieldSync Resets the dual port address generator at the start of each field. Low during field flyback (vertical blanking).

notEvenField Used by the dual port address generator to ensure that the pixel data for the correct display field is output when generating an interlaced display. A low on this signal indicates the even field of the odd/even field pair making up an interlaced frame.

SysReady This acts as a synchronisation mechanism for multiple modules. The IMS 8408 has a writeable READY bit which drives an open collector output onto this wire; it also monitors its state. Only when all IMS 8408s in a system have written 1 (ready) to their READY bits will SYSREADY be 1. This can be used to EVENT (interrupt) the IMS T800.

**Electrical Specification**

The open collector drivers used for the data bus are capable of sinking 64mA and must be pulled up by an external resistor network. This network is part of the pixel data input structure on the IMS B409.

The clock and control inputs have 4K7Ω pull up resistors to establish an idle condition on each input when the bus is disconnected.

**26.1.4 Memory Map**

There are 2304 Kbytes of memory. This is comprised of 4 Kbytes of internal transputer memory and 2300 Kbytes of external DRAM. The upper 1280 Kbytes is dual ported to the pixel port. The lower 1024 Kbytes would normally be used for program storage and the dual ported area as a drawing area (frame buffer). Table 26.4 shows how the memory is mapped into the address space of the IMS T800 (the "#" sign indicates a hexadecimal number).

<table>
<thead>
<tr>
<th>Byte address</th>
<th>Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS T800 on chip RAM</td>
<td>#80000000 - #80000FFF</td>
</tr>
<tr>
<td>External Workspace RAM</td>
<td>#80001000 - #8000FFFF</td>
</tr>
<tr>
<td>Dual port RAM</td>
<td>#80100000 - #8023FFFF</td>
</tr>
</tbody>
</table>

Table 26.4 Memory map of the IMS B408
26.1.5 Pixel Port control registers

There are a small number of control registers associated with the pixel port and its address generator. These registers are located as shown in Table 26.5.

<table>
<thead>
<tr>
<th>Register</th>
<th>Byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display Start (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>Ready (read,write)</td>
<td>#00040000</td>
</tr>
<tr>
<td>SysReady (read only)</td>
<td>#00080000</td>
</tr>
<tr>
<td>Interlace Enable (read,write)</td>
<td>#000C0000</td>
</tr>
<tr>
<td>Event Mode (read,write)</td>
<td>#00100000</td>
</tr>
<tr>
<td>Output Enable (read,write)</td>
<td>#00140000</td>
</tr>
</tbody>
</table>

Table 26.5 Control register locations

**Display Start** This register holds the address of the pixel at the top left hand corner of the displayed image. It can be used to implement flipping between multiple drawing buffers. Buffers must start on 64 kbyte boundaries.

**Interlace Enable** Selects an interlaced or non-interlaced display. Writing 1 causes the address generator to produce interlace addressing; writing 0 causes it to produce non-interlaced addressing.

**Event Mode** Selects the EVENT (interrupt) source to be either FieldSync or SysReady.

**Output Enable** Enables and disables the pixel port output buffers. Writing 1 enables the data output buffers; writing 0 disables them.

**Ready** Writing 0 drives SysReady low; writing 1 allows it to be pulled high.

**SysReady** is a read only location which reflects the condition of the SysReady wire. Bit 0 is read as 0 if SysReady is low; 1 if SysReady is high.

26.1.6 Mechanical details

Figure 26.3 indicates the vertical dimensions of a single IMS B408 and Figure 26.4 shows the outline drawing of the IMS B408. Note that the component height includes the height taken up by a cable plugged into the pixel port connector. This means that the IMS B408 on a motherboard occupies more than one card slot in a 0.8in pitch card cage.
26.1.7 Installation

Since the IMS B408 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B408 may be supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B408 into the motherboard. Where the IMS B408 is being used with an INMOS motherboard, the copper triangle marking pin 1 on the IMS B408 (see Figure 26.4) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS B408, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B408 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
Figure 26.4 IMS B408 outline drawing (All dimensions in inches)
### 26.1.8 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T800-20</td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>2.25 Mbyte</td>
<td></td>
</tr>
<tr>
<td>DRAM &quot;wait states&quot;</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>200 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>Pixel Port</td>
<td></td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>8.75 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>12.8 mm</td>
<td>1</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.0 mm</td>
<td>2</td>
</tr>
<tr>
<td>Weight</td>
<td>215 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td>3</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>18 W</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 26.6 IMS B408 specification

**Notes:**

1. This dimension is larger than is normally stated for TRAMs because of the requirement to connect to the pixel bus.

2. This dimension includes the thickness of the PCB.

3. The figure quoted refers to the ambient air temperature.

4. The power consumption is the worst case value obtained when a sample of IMS B408 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

### 26.1.9 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B408 TRAM with IMS T800-20</td>
<td>IMS B408-3</td>
</tr>
</tbody>
</table>

Table 26.7 Ordering Information
FEATURES
- IMS T222, 16-bit Transputer
- Video timing generator
- Pixel rates up to 64 MHz
- 8 or 18 bit pixels
- 3 IMS G176 colour look-up tables
- Designed to a published specification (INMOS Technical Note29)

GENERAL DESCRIPTION
The IMS B409 implements the timing generation and display driver parts of a medium to high performance graphics system. It consists of three pixel channels and a programmable video timing generator (VTG), controlled by an IMS T222. Each pixel channel consists of a 4-1 byte multiplexer and an IMS G176 colour look-up table (CLUT). Input to each pixel channel is by a separate pixel bus input and each channel generates a set of RGB outputs. The IMS B409 supports both interlaced and non-interlaced displays of arbitrary resolution up to a maximum dot rate of 64 MHz.
27.1 IMS B409 TRAM engineering data

27.1.1 Introduction

The IMS B409 is one of a range of INMOS TRAnsputer Modules (TRAMs). In effect TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.1

The IMS B409 is designed to be used in conjunction with one or more IMS B408 frame store TRAMs. When connected to an IMS B408 via the INMOS Pixel Bus (and a suitable video monitor) a complete drawing and display system is formed. System performance is increased simply by adding more IMS B408s.

The IMS B409 has three pixel channels. Each channel inputs a 32 bit wide pixel stream from an INMOS Pixel Bus and processes it into a form suitable for display by a colour monitor. The IMS B409 also generates system timing and control signals and outputs them on each pixel bus.

27.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5 MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Linkln0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
</tbody>
</table>

Table 27.1 IMS B409 Pin designations

Notes:

1 Signal names are prefixed by not if they are active low; otherwise they are active high.

2 Details of the physical pin locations can be found in Fig 27.4.

LinkOut0–3 Transputer link output signals. These outputs are intended to drive into transmission lines with a characteristic impedance of 100Ω. They can be connected directly to the Linkln pins of other transputers or TRAMs.

Linkln0–3 Transputer link input signals. These are the link inputs to the transputer. Each input has a 10kΩ resistor to GND to establish the idle state, and a diode to VCC as protection against ESD. They can be connected directly to the LinkOut pins of other transputers or TRAMs.

LinkSpeedA, LinkSpeedB These select the speeds of Link0 and Link1,2,3 respectively. Table 27.2 shows the possible combinations.

Clockln A 5 MHz input clock for the transputer. The transputer synthesises its own high frequency clocks. Clockln should have a stability over time and temperature of 200ppm. Clockln edges should be monotonic within the range 0.8V to 2.0V with a rise/fall time of less than 8ns.

1 Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Dual-In-Line Transputer Modules (TRAMs) and Module Motherboard Architecture which are included later in this databook. The Transputer Databook may also be required. This is available as a separate publication from INMOS (72 TRN 203 01).
Table 27.2  Link speed selection

<table>
<thead>
<tr>
<th>LinkSpeedA</th>
<th>LinkSpeedB</th>
<th>Link0</th>
<th>Link1,2,3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>10 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>20 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>20 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
</tbody>
</table>

**Reset** Resets the transputer, and other circuitry. Reset should be asserted for a minimum of 100ms. After Reset is deasserted a further 100ms should elapse before communication is attempted on any link. After this time, the transputer on the IMS B409 is ready to accept a boot packet on any of its links.

**Analyze** is used, in conjunction with Reset, to stop the transputer. It allows internal state to be examined so that the cause of an error may be determined. Reset and Analyze are used as shown in figure 27.2. A processor in analyze mode can be interrogated on any of its links.

**notError** An open collector output which is pulled low when the transputer asserts its Error pin. notError should be pulled high by a 10kΩ resistor to VCC. Up to 10 notError signals can be wired together. The combined error signal will be low when any of the contributing signals is low.
### 27.1.3 Pixel Bus connectors

The IMS B409 has three pixel data ports in addition to the usual TRAM signals. This enables the IMS B409 to connect via the INMOS pixel bus to one or more IMS B408s. The Pixel Bus uses 60-way IDC connectors and flat ribbon cable; the pinout of each port is defined in Table 27.3. The clock and control outputs are driven by high current buffers capable of driving into 100Ω loads.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>In/Out</th>
<th>Pin</th>
<th>Pin No.</th>
<th>In/Out</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>In</td>
<td>GND</td>
<td>2</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>In</td>
<td>DO</td>
<td>4</td>
<td>In</td>
<td>D1</td>
</tr>
<tr>
<td>5</td>
<td>In</td>
<td>D2</td>
<td>6</td>
<td>In</td>
<td>D3</td>
</tr>
<tr>
<td>7</td>
<td>In</td>
<td>GND</td>
<td>8</td>
<td>In</td>
<td>D4</td>
</tr>
<tr>
<td>9</td>
<td>In</td>
<td>D5</td>
<td>10</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>In</td>
<td>D6</td>
<td>12</td>
<td>In</td>
<td>D7</td>
</tr>
<tr>
<td>13</td>
<td>In</td>
<td>GND</td>
<td>14</td>
<td>In</td>
<td>D8</td>
</tr>
<tr>
<td>15</td>
<td>In</td>
<td>D9</td>
<td>16</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>In</td>
<td>D10</td>
<td>18</td>
<td>In</td>
<td>D11</td>
</tr>
<tr>
<td>19</td>
<td>In</td>
<td>GND</td>
<td>20</td>
<td>In</td>
<td>D12</td>
</tr>
<tr>
<td>21</td>
<td>In</td>
<td>D13</td>
<td>22</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>In</td>
<td>D14</td>
<td>24</td>
<td>In</td>
<td>D15</td>
</tr>
<tr>
<td>25</td>
<td>In</td>
<td>GND</td>
<td>26</td>
<td>In</td>
<td>D16</td>
</tr>
<tr>
<td>27</td>
<td>In</td>
<td>D17</td>
<td>28</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>In</td>
<td>D18</td>
<td>30</td>
<td>In</td>
<td>D19</td>
</tr>
<tr>
<td>31</td>
<td>In</td>
<td>GND</td>
<td>32</td>
<td>In</td>
<td>D20</td>
</tr>
<tr>
<td>33</td>
<td>In</td>
<td>D21</td>
<td>34</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>35</td>
<td>In</td>
<td>D22</td>
<td>36</td>
<td>In</td>
<td>D23</td>
</tr>
<tr>
<td>37</td>
<td>In</td>
<td>GND</td>
<td>38</td>
<td>In</td>
<td>D24</td>
</tr>
<tr>
<td>39</td>
<td>In</td>
<td>D25</td>
<td>40</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>41</td>
<td>In</td>
<td>D26</td>
<td>42</td>
<td>In</td>
<td>D27</td>
</tr>
<tr>
<td>43</td>
<td>In</td>
<td>GND</td>
<td>44</td>
<td>In</td>
<td>D28</td>
</tr>
<tr>
<td>45</td>
<td>In</td>
<td>D29</td>
<td>46</td>
<td>In</td>
<td>GND</td>
</tr>
<tr>
<td>47</td>
<td>In</td>
<td>D30</td>
<td>48</td>
<td>In</td>
<td>D31</td>
</tr>
<tr>
<td>49</td>
<td>In</td>
<td>GND</td>
<td>50</td>
<td>Out</td>
<td>notSEQclk</td>
</tr>
<tr>
<td>51</td>
<td>In</td>
<td>GND</td>
<td>52</td>
<td>Out</td>
<td>GND</td>
</tr>
<tr>
<td>53</td>
<td>In</td>
<td>GND</td>
<td>54</td>
<td>Out</td>
<td>GND</td>
</tr>
<tr>
<td>55</td>
<td>In</td>
<td>GND</td>
<td>56</td>
<td>Out</td>
<td>notEarlyBlank</td>
</tr>
<tr>
<td>57</td>
<td>In</td>
<td>GND</td>
<td>58</td>
<td>Out</td>
<td>notEvenField</td>
</tr>
<tr>
<td>59</td>
<td>In</td>
<td>GND</td>
<td>60</td>
<td>Out</td>
<td>SysReady</td>
</tr>
</tbody>
</table>

Table 27.3 Pixel Bus pin designations

D0 – 31: Pixel input data is latched on the falling edge of notSEQclk. The data bus is open collector and carries inverted data. This allows data from different serial port modules to be ORed on the Pixel Bus. Each data input is terminated with 330Ω to VCC and 470Ω to GND.
notSEQclk A continuous output clock for use as the system timing reference; it has a maximum frequency of 25 MHz. Data and control strobes transitions are synchronised to the falling edge of notSEQclk.

notRAMclk An output clock of the same frequency and phase as notSEQclk but gated so that it does not run during display blanking. It is used to clock pixel data from the IMS B408s onto the pixel bus so that no data is lost during blanking. In the off state it is high.

notEarlyBlank A time-advanced version of the display blanking signal. It provides early warning of when pixel data will be required and of when it should be turned off.

notFieldSync Output low during field flyback (vertical blanking) to indicate the start of a new field.

notEvenField For use in systems producing interlaced displays; e.g. TV standard displays. A low on this signal indicates that pixel data for the even field of the odd/even field pair making up an interlaced frame should be placed on the pixel bus. Changes state on the falling edge of notField-Sync.

SysReady Used as a synchronisation mechanism by multiple IMS B408 frame store modules. It is neither driven nor monitored by the IMS B409 but is common between the three pixel channel bus connectors to support the synchronisation mechanism.

27.1.4 The Pixel channels

The IMS B409 has three pixel channels: A, B and C. Each channel consists of a 4-1 byte multiplexer and an IMS G176 colour look-up table (CLUT). Input to a channel is through a pixel bus connector, output is from a set of RGB video outputs. There are two operating modes.

8 bits/pixel mode

Each channel accepts 32 bit pixel data from a pixel bus connector at 1/4 the pixel rate. This is multiplexed down to an 8 bit wide stream at pixel rate which is fed to the CLUT pixel data inputs. Thus, the pixel bus only runs at 1/4 the pixel rate which may be up to 64 MHz. Each channel can provide a separate display with up to 256 colours on each screen. It is not necessary to use all three channels. Since the three channels are synchronised it is possible to use each channel to generate one of the RGB primaries. Skew between any two pixel channels on the same IMS B409 is less than 5ns. Each channel would be connected by a separate pixel bus to one or more IMS B408s.

18 bits/pixel mode

In this mode the IMS B409 provides a single display of up to 262144 colours. This mode allows a full colour display to be produced by an IMS B409 with a single IMS B408. The pixel bus runs at the pixel rate which is therefore limited to 25 MHz. Each pixel requires a 32 bit word to be supplied to the channel A pixel bus input. The least significant byte is routed direct to the channel A CLUT, the second least significant byte is routed direct to the channel B CLUT, and the third least significant byte is routed direct to the channel C CLUT. Each CLUT is used to generate one of the RGB colour primaries. Thus, a single input word specifies directly the red, green and blue components of a pixel. Skew between any two pixel channels on the same IMS B409 is less than 5ns.

The colour look-up tables

Each of these devices combines a 256 word, 18 bit wide RAM and three 6 bit DACs. 8 bit data applied to the device’s pixel inputs addresses a location in the RAM. 6 bits of the addressed data are applied to each of the DACs which generate the red, green, and blue (RGB) outputs. Thus, the device can display up to 256 colours, selectable from a palette of 262144. The RAM contents are writeable and readable by the IMS T222.

Video Outputs

Each pixel channel has a set of RGB outputs brought out on three SMB connectors. The outputs are current sources with 75Ω termination and will drive 1V peak-peak into a 75Ω load. The outputs are d.c. coupled: 0.3V is blanking level and 1.0V (on load) is peak white.
Sync is not composited with the video signals but is available from a separate sync output (also an SMB connector). The sync output will also drive into 75Ω and is d.c. coupled: 5V is the idle level, sync pulses are 0V.

### 27.1.5 Memory Map

The IMS B409 is able to access 4 kbytes of internal transputer memory. This is sufficient memory to contain the small amount of code and data required to set up the colour look-up tables and the VTG. The internal memory on the IMS T222 has a 50ns access cycle time; i.e. a single processor cycle. The IMS T222 has a 64 kbyte address space with addresses ranging from #8000 to #7FFF where # indicates a hexadecimal number.

<table>
<thead>
<tr>
<th>Byte Address</th>
<th>IMS T222 internal RAM #8000-#BFFF</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Table 27.4</strong> IMS B409 memory location</td>
<td></td>
</tr>
</tbody>
</table>

#### Pixel Channel Mode select

The pixel channel mode is set by writing to the Pixel Channel Mode Select register. Writing 1 selects multiplexed (8 bits/pixel) mode: writing 0 selects non-multiplexed (18 bits/pixel) mode. The register location is given in table 27.5. This register is write only.

<table>
<thead>
<tr>
<th>Register</th>
<th>Byte Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Mode Select</td>
<td>#8000</td>
</tr>
<tr>
<td><strong>Table 27.5</strong> Channel Mode Select register location</td>
<td></td>
</tr>
</tbody>
</table>

#### The video timing generator

The video timing generator is an NEC D7220. It is mapped into the IMS T222’s address space as shown in Table 27.6. It is used only as a programmable timing generator and performs no drawing functions. Line frequency, field frequency and resolution can be programmed (horizontal resolution must be a multiple of 64 pixels) and displays may be either interlaced or non-interlaced.

<table>
<thead>
<tr>
<th>Register</th>
<th>Byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter FIFO (write only)</td>
<td>#A000</td>
</tr>
<tr>
<td>Status Register (read only)</td>
<td>#A000</td>
</tr>
<tr>
<td>Command FIFO (write only)</td>
<td>#A002</td>
</tr>
<tr>
<td>FIFO read (read only)</td>
<td>#A002</td>
</tr>
<tr>
<td><strong>Table 27.6</strong> NEC D7220 register locations</td>
<td></td>
</tr>
</tbody>
</table>

#### The Colour look-up tables

Ordinary accesses to the CLUT registers should be made at the addresses shown in table 27.7. These registers are mapped as the lower 8 bits of a 16 bit word addressed at that location. They can be written and read either as 16 bit words or as bytes addressed at the given locations. If written as 16 bit words, the upper 8 bits are ignored; if read as 16 bit words, the upper 8 bits are read undefined.
Each CLUT has a single Pixel Address register which is addressable at two locations. Writing a pixel address to the first, places the CLUT in colour value write mode. Writing a pixel address to the second places the CLUT in colour value read mode. Reading either location returns the same value.

Block moves to and from the colour value registers should be made to the regions defined in table 27.8. In this region, the colour value register appears as an 8 bit wide register at each byte address. Thus, byte arrays of colour values can be block copied to and from these areas. Correct results for block writes are not guaranteed for pixel clock speeds of less than 16 MHz. Correct results for block reads are not guaranteed for pixel clock speeds of less than 28 MHz.

<table>
<thead>
<tr>
<th>Register</th>
<th>Byte Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel A Pixel Address (write mode)</td>
<td>#0000</td>
</tr>
<tr>
<td>Channel A Colour Value</td>
<td>#0400</td>
</tr>
<tr>
<td>Channel A Pixel Mask</td>
<td>#0800</td>
</tr>
<tr>
<td>Channel A Pixel Address (read mode)</td>
<td>#0C00</td>
</tr>
<tr>
<td>Channel B Pixel Address (write mode)</td>
<td>#1000</td>
</tr>
<tr>
<td>Channel B Colour Value</td>
<td>#1400</td>
</tr>
<tr>
<td>Channel B Pixel Mask</td>
<td>#1800</td>
</tr>
<tr>
<td>Channel B Pixel Address (read mode)</td>
<td>#1C00</td>
</tr>
<tr>
<td>Channel C Pixel Address (write mode)</td>
<td>#2000</td>
</tr>
<tr>
<td>Channel C Colour Value</td>
<td>#2400</td>
</tr>
<tr>
<td>Channel C Pixel Mask</td>
<td>#2800</td>
</tr>
<tr>
<td>Channel C Pixel Address (read mode)</td>
<td>#2C00</td>
</tr>
</tbody>
</table>

Table 27.7  IMS G176 registers

27.1.6 Mechanical details

Figure 27.3 indicates the vertical dimensions of a single IMS B409 and Figure 27.4 shows the outline drawing of the IMS B409. Note that the component height includes the height taken up by a cable plugged into a pixel bus input. This means that the IMS B409 on a motherboard occupies more than one card slot in a 0.8in. pitch card cage.
27.1.7 Installation

Since the IMS 8409 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS 8409 may be supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS 8409 into the motherboard. Where the IMS 8409 is being used with an INMOS motherboard, the yellow triangle marking pin 1 on the IMS 8409 (see Figure 27.4) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS 8409, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS 8409 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

![Figure 27.3 IMS 8409 height specification](image-url)
Note: all dimensions are in inches and measured from the datum line

Figure 27.4 IMS B409 outline drawing (All dimensions in inches)
27.1.8 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T222-20</td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>RAM size</td>
<td>4 kbyte</td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>50 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>VTG</td>
<td>3 Display channels</td>
</tr>
<tr>
<td>Parity</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>8.75 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>12.8 mm</td>
<td>1</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.0 mm</td>
<td>2</td>
</tr>
<tr>
<td>Weight</td>
<td>185 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td>3</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>18 W</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 27.9  IMS B409 specification

1 Since the IMS B409 makes use of IDC connectors for the pixel bus, this dimension is larger than is normally stated for TRAMs.

2 This dimension includes the thickness of the PCB.

3 The figure quoted refers to the ambient air temperature.

4 The power consumption is the worst case value obtained when a sample of IMS B409 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

27.1.9 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B409 TRAM with IMS T222-20</td>
<td>IMS B409-1</td>
</tr>
</tbody>
</table>

Table 27.10  Ordering information
IMS B415
Differential link buffer TRAM
Size 1

**Engineering Data**

**TRAM pin side**

- 4 Transputer Links
- Services UP
- Subsystem

**Differential side**

- P1
- P2
- 4 Differential links
- Bidirectional Differential Services

**Features**

- Buffers all TRAM signals to RS422 compatible differential drive
- Handles 4 links, reset and subsystem services signals
- Capable of 20 Mbit/s link operation
- Links go quiet when disconnected
- Designed for 100 ohm twisted pair cable
- ±7V common-mode noise rejection
- Size 1 TRAM
- Designed to a published specification
  (INMOS Technical Note 29)

**General Description**

The IMS B415 Differential interface buffer TRAM allows connections between transputer systems which are not in the same electrical environment. No common ground connection is required, reducing earthing problems. With cable lengths up to 10m, 20 Mbit/s link speed is possible. Longer cables up to 100m support lower link speeds.
28.1 Description

The IMS B415 is an INMOS TRAnputer Module (TRAM) incorporating differential driver/receivers which allow INMOS serial links and control signals to be connected reliably between different pieces of equipment.

TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort. TRAMs may be plugged into motherboards, which provide the necessary electrical signals, mechanical support and usually, an interface to a host machine. Various motherboards are now available from INMOS and from third-party vendors for most of the common computing platforms.

Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in Module Motherboard Architecture and Dual-In-Line Transputer Modules (TRAMs) which are included later in this databook.

If the user intends to design a custom motherboard, then The Transputer Databook will also be required. This is available as a separate publication from INMOS (72 TRN 203 01).

28.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc, GND</td>
<td>in</td>
<td>Power supply and return</td>
<td>3, 14</td>
</tr>
<tr>
<td>NC1</td>
<td>in</td>
<td>Not connected</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>‘Up’ reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>‘Up’ analyse</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>‘Up’ error (active low)</td>
<td>11</td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to differential buffers</td>
<td>13, 5, 2, 16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from differential buffers</td>
<td>12, 4, 1, 15</td>
</tr>
<tr>
<td>NC2, NC3</td>
<td>in</td>
<td>Not connected</td>
<td>6, 7</td>
</tr>
<tr>
<td>SubsystemReset</td>
<td>out</td>
<td>Subsystem Reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubsystemAnalyse</td>
<td>out</td>
<td>Subsystem Analyse</td>
<td>1c</td>
</tr>
<tr>
<td>notSubsystemError</td>
<td>in</td>
<td>Subsystem Error Indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 28.1 IMS B415 TRAM Pin designations

Notes

1 Signal names are prefixed by not if they are active low; otherwise they are active high.
2 Details of the physical pin locations can be found in figure 28.3.

28.3 Introduction to the IMS B415

The IMS B415 is a TRAM designed to allow transputer links and system services to be connected between pieces of equipment which do not share a common power supply. It uses differential drivers and receivers which comply with the voltage levels used in IEC specification RS422. Link Speeds of up to 20Mbits/s are possible (with the correct cable) and common mode voltages of up to 7V are accommodated. The IMS B415 provides a simple and reliable method for connecting various transputer-based systems together, and is ideal when communicating between a development system board (for instance an IMS B008 in a PC or an IMS B014 in a workstation) and a target system. When the target system is some distance from the development system or where there is no mains earth wire joining the two systems it is particularly important to use some kind of isolated or differential signalling, such as the IMS B415 provides.
28.4 Principles of Operation

The IMS B415 provides differential buffers for four transputer links and for associated system services signals (Reset, Analyse and Error). The buffers used provide the very low signal skew necessary for reliable link operation at 20Mbits/s.

With suitable cables, two coupled IMS B415 TRAMs provide buffered link connections between the two TRAM slots onto which they are fitted. If 'subsystem' pins (three-pin double-ended strip) are fitted to one of the IMS B415s then the services signals received by the other TRAM will be propagated out of the 'subsystem' services port. Usually one IMS B415 would be fitted to a slot on a development system motherboard (IMS B008, B014, B015), while the other would be fitted to a target system motherboard. The second IMS B415 would be installed in a slot with 'subsystem' capability and would have the 'subsystem' pin strip installed.

The IMS B415 contains only differential drivers/receivers and associated line conditioning components. This means that the correct link behaviour is maintained and no software changes are required. The IMS B415’s schematic is provided for users to understand the operation of the TRAM.

28.5 Differential Connectors

Two 20-pin connectors, designated 'P1' and 'P2' carry the differential signals from the top of the TRAM. These are standard 0.025 inch square post pin headers, with two rows of ten pins on 0.1 inch centers. The contacts are gold plated to commercial class II. P1 carries the link signals while P2 carries the system control signals. Pin designations are shown in table 28.2.

<table>
<thead>
<tr>
<th>P1 Pin Number</th>
<th>Signal Name</th>
<th>P2 Pin Number</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Link0Out-</td>
<td>1</td>
<td>DownReset-</td>
</tr>
<tr>
<td>2</td>
<td>Link0out+</td>
<td>2</td>
<td>DownReset+</td>
</tr>
<tr>
<td>3</td>
<td>Link0In-</td>
<td>3</td>
<td>DownError-</td>
</tr>
<tr>
<td>4</td>
<td>Link0In+</td>
<td>4</td>
<td>DownError+</td>
</tr>
<tr>
<td>5</td>
<td>Link1Out-</td>
<td>5</td>
<td>DownAnalyse-</td>
</tr>
<tr>
<td>6</td>
<td>Link1out+</td>
<td>6</td>
<td>DownAnalyse+</td>
</tr>
<tr>
<td>7</td>
<td>Link1In-</td>
<td>7</td>
<td>UpReset-</td>
</tr>
<tr>
<td>8</td>
<td>Link1In+</td>
<td>8</td>
<td>UpReset+</td>
</tr>
<tr>
<td>9</td>
<td>Link2Out-</td>
<td>9</td>
<td>UpError-</td>
</tr>
<tr>
<td>10</td>
<td>Link2out+</td>
<td>10</td>
<td>UpError+</td>
</tr>
<tr>
<td>11</td>
<td>Link2In-</td>
<td>11</td>
<td>UpAnalyse-</td>
</tr>
<tr>
<td>12</td>
<td>Link2In+</td>
<td>12</td>
<td>UpAnalyse+</td>
</tr>
<tr>
<td>13</td>
<td>Link3Out-</td>
<td>13</td>
<td>Not Connected</td>
</tr>
<tr>
<td>14</td>
<td>Link3out+</td>
<td>14</td>
<td>Not Connected</td>
</tr>
<tr>
<td>15</td>
<td>Link3In-</td>
<td>15</td>
<td>Not Connected</td>
</tr>
<tr>
<td>16</td>
<td>Link3In+</td>
<td>16</td>
<td>Not Connected</td>
</tr>
<tr>
<td>17</td>
<td>Cut short for polarization</td>
<td>17</td>
<td>Not Connected</td>
</tr>
<tr>
<td>18</td>
<td>Not Connected</td>
<td>18</td>
<td>Not Connected</td>
</tr>
<tr>
<td>19</td>
<td>Cut short for polarization</td>
<td>19</td>
<td>Cut short for polarization</td>
</tr>
<tr>
<td>20</td>
<td>Not Connected</td>
<td>20</td>
<td>Cut short for polarization</td>
</tr>
</tbody>
</table>

Table 28.2  P1 and P2 pin designations

1. Buffering systems which decode the link packets and forward them using a different coding technique would require software modifications because more than one byte may be in transit in the link at any one time. The IMS B415 and cable will introduce a delay into the link signals which will reduce the link data rate by an amount dependent upon the transputers used.
Many different mating connectors can be used, including standard 'IDC-type' ribbon cable connectors. However, in order to reduce the distance by which the connectors overhang the edge of the TRAM, the cables shipped with IMS B415-1 are the DuPont shell and crimp type. Shells are DuPont part number 47564-002. Crimps are part number 65043-027.

Figure 28.1 Connector positions and pin numbers

28.6 Cables

The IMS B415 is designed to operate with cables which have a characteristic impedance of 100Ω. Long cables will degrade the signal and cables longer than 10m are unlikely to give reliable operation at 20Mbits/s. INMOS recommends that cables are of the twisted-pair variety and do not have an earthed screen. However, many different cable configurations are possible at the discretion of the user. Note that FCC electromagnetic emissions requirements will not be met unless screened cable is used in an unshielded enclosure. See references [1] and [2] for a detailed treatment of the issues involved. For normal operation between two IMS B415 TRAMs, cables wired as detailed in table 28.3 should be used. Note that adjacent pins must always be wired as a twisted-pair. The cable used in IMS B415-1 is Spectrastrip, manufactured by Amphenol, part number 1352802-316.

Table 28.3 Cable wiring for P1 and P2
28.7 Mechanical details

Figure 28.2 indicates the vertical dimensions of a single IMS B415 TRAM, and Figure 28.3 shows the outline drawing of the IMS B415.

![Figure 28.2 IMS B415 height specification](image)

![Figure 28.3 PCB profile drawing and pinout](image)

28.8 Installation

Since the IMS B415 contains ESD sensitive components, all normal precautions to prevent static damage should be taken.

The IMS B415 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

Plug the IMS B415 carefully into the motherboard. Where the IMS B415 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B415 (see figure 28.3) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot. If it is envisaged that the assembly is likely to be subjected to any vibrations, it is recommended that the TRAM is secured to the motherboard using nylon M3 nuts and bolts. The bolts should be inserted through the fixing holes...
on the motherboard, and through the castlations on two edges of the TRAM. A number of these nuts and bolts are supplied with each of the INMOS motherboards.

Should it be necessary to unplug the IMS B415, it is advised that, having removed any retaining nuts and bolts, it is gently levered out while keeping it as flat as possible. As soon as the IMS B415 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

28.9 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B415-0</th>
<th>IMS B415-1</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>None</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td>3.66 inch</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td>3.30 inch</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>1.05 inch</td>
<td>1.05 inch</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2 mm</td>
<td>9.2 mm</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7 mm</td>
<td>3.7 mm</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>20 g</td>
<td>20 g</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td>0–70 °C</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td>0–50 °C</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25 Volt</td>
<td>4.75–5.25 Volt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>2 W</td>
<td>2 W</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Common mode noise rejection</td>
<td>7 v</td>
<td>7 v</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Propagation Delay</td>
<td>10 ns</td>
<td>25 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cables supplied</td>
<td>No</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cable Length</td>
<td>NA</td>
<td>1 m</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 28.4 IMS B415 specification

Notes

1 This dimension includes the thickness of the PCB.

2 The figure quoted refers to the ambient air temperature.

3 The power consumption is the worst case value obtained when a sample of IMS B415 TRAMs were tested (With differential outputs terminated in 100 ohms) at a supply voltage (VCC) of 5.25V.
28.10 References


28.11 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B415 TRAM</td>
<td>IMS B415-0</td>
</tr>
<tr>
<td>Pair of IMS B415 TRAMs with cables</td>
<td>IMS B415-1</td>
</tr>
</tbody>
</table>

Table 28.5 Ordering information
Chapter 29

IMS B418
Flash ROM TRAM
Size 2

FEATURES
• 256 Kbytes non-volatile memory (Flash ROM)
• 10,000 program/erase cycles
• Ideal for booting embedded transputer systems
• In-system reprogrammability
• ROM contents user-programmed through INMOS link
• Size 2 TRAM
• Sub-system port for resetting transputer networks
• Can be used as non-volatile backup memory
• Includes on-board programming software
• Designed to a published specification (INMOS Technical Note 29)

GENERAL DESCRIPTION
The IMS B418 is a TRAM designed primarily for configuring and boot-strapping transputer networks in embedded systems. It contains 256 Kbytes of non-volatile memory implemented with flash ROM devices (the flash ROM is an EPROM-like device with bulk electrical erasability, rather than UV erase).

After reset, the IMS B418 outputs a program stored in the ROM from one of its INMOS serial links. An on-board programming voltage generator, and programming software, allows the ROM contents to be programmed without removing the ROM devices from the board and without removing the IMS B418 from an assembled system. Programming is through a simple protocol on one of the INMOS serial links. Safeguards are provided against accidental erasure/programming. The ROM devices can be reprogrammed at least 10,000 times.

The IMS B418 can also be used as a non-volatile backup memory in any microprocessor system; all that is required is an INMOS link adaptor to interface the IMS B418 to the microprocessor.
29.1 Description

29.1.1 Booting transputer networks with the IMS B418

Transputers and transputer networks can be boot-strapped by inputting the program as a stream of bytes on a single transputer link. The IMS B418 provides a means of storing the program for a network of transputers in an embedded system. The phrase 'target system' is used to describe the transputer or network of transputers which is bootstrapped by the IMS B418.

![Diagram of IMS B418 in use](image)

Figure 29.1 The IMS B418 in use

Figure 29.1 shows how the IMS B418 is used. The required connections are shown as solid lines, optional connections by shaded lines.

In a completed system incorporating an IMS B418, reset signals from the IMS B418 (subsystem services) are used to reset the target system. The IMS B418 has a power-on reset circuit and so provides power-on reset and automatic start-up of the target system. The IMS B418 will also have one or two link connections to the target system. One of these carries program code from the IMS B418 to the target system; the other, if present, can be used to configure a set of link switches prior to boot-strapping the target.

During software development for the target system, the IMS B418 can be incorporated into the system as it would be in the finished product. The development host can be connected to the IMS B418, as shown in figure 29.1. Transparency modes give the host the same view of the target system as the IMS B418 has.

In a completed system it may be useful to allow outside access to the services signals going into the IMS B418 and to one of the IMS B418 links (as in the the host connections shown in figure 29.1). This access would allow field updates to the system software.

If the application code is larger than the 256Kbytes provided by a single IMS B418, a second IMS B418 can be added as shown in figure 29.1. Similarly, a third IMS B418 can be connected to the second, and so on, up to a maximum of four IMS B418s. Such a chain or cascade of boards appears the same to the programmer as a single board with a larger amount of ROM.

29.1.2 Flash ROMs

The IMS B418 uses Flash ROM devices. These are memory devices which, like EPROMs, retain their contents when power is removed. Unlike EPROMs, the entire memory contents can be erased by a command
sequence from a microprocessor. The device may then be reprogrammed. The devices used on the IMS 8418 can be erased and reprogrammed up to 10 000 times.

Programming a flash ROM device requires the programming voltage to be established, and requires a sequence of command bytes to be sent to the device. It is very unlikely therefore that a flash ROM device on the IMS 8418 could have its contents modified accidentally. To provide extra protection against accidental erasure or programming, the programming voltage can be disconnected from the flash ROMs by removing J8 and J9. J9 is normally fitted to enable programming and erase operations by users. J8 is used to enable factory programming of the IMS 8418 resident software and should not normally be fitted.

Programming a flash ROM can change any bit from a 1 to a 0; to change a bit from 0 to 1 requires the device to be erased. In addition, to prevent over-programming, the programming software on the IMS 8418 prevents bytes which have already been written (bytes which do not contain #FF1) from being re-written. It does not erase devices which are already erased.

Note that, in use, the details of the programming mechanism are hidden. The user sends bytes to be programmed to the IMS 8418 using a simple protocol.

29.1.3 The IMS B418 in the development environment

The following points should be noted:

1. Bootable programs produced using the INMOS software development tools can be copied directly to an IMS B418, which can then bootstrap a target system.

2. The IMS B418 is compatible with the debugging tools supplied with the INMOS software development tools.

The IMS B418 has a number of different operating modes which are selected by jumpers depending on the requirements of the development environment. Typically, initial development can be done with the IMS B418 in transparent mode. The final stages of development can be accomplished using a combination of auto-program mode and bootstrap mode.

More detailed information on the IMS B418 operating modes is given in [1].

Bootstrap Mode

Bootstrap mode is used when the IMS B418 is installed in a completed product when performing its intended function of bootstrapping a transputer network. This mode may also be used during software development for the target system. Once the IMS B418 has boot-strapped the target network, it enters command mode. The target system can then use read and write block commands (see section 29.1.4) to store data in the IMS B418. During software development, it may be necessary to debug this and other parts of the application.

The IMS B418 propagates the reset and analyse signals applied to it, to the target system connected to its subsystem port. Thus, analysing an IMS B418 analyses the target network. It also causes the IMS B418 to behave transparently between the link it used to bootstrap the target network, and the first link on which it receives a byte after being analysed. A development host can therefore analyse and debug a target system which has been bootstrapped by an IMS B418, by running development system tools (such as idebug) in the normal way.

Transparent mode

Transparent mode can be useful during the early stages of software development. It is desirable during development to have the IMS B418 present in its intended place in the target system, so that the development hardware is identical to the product system. In transparent mode, the IMS B418 behaves completely transparently between a development host and a target system; it performs no bootstrap operation. The target software can then be developed as if the IMS B418 were not there. The development system tools such as idebug can be used as normal since, when the target system is analysed or reset, the IMS B418 behaves transparently.

1. Throughout this manual, the notation # is used to signify a hexadecimal number.
Auto-program mode

Auto-program mode provides an easy way of placing the bootable program and network configuration code for the target system in the IMS B418. The bootable program must be configured using the `iconf` or `icollect` development tools.

29.1.4 Firmware

The IMS B418 has some resident software which programs data into the flash ROMs, bootstraps the target system and implements the various transparency and debugging modes. It interprets a command protocol which is listed below. This firmware is stored in a ROM device separate from those used to store user-defined bootstrap and configuration code. This software cannot be erased or destroyed except by placing the IMS B418 in `boot from link` mode (by fitting J7) and loading a program which erases it. This is used for factory programming of the IMS B418 firmware.

**DO NOT UNDER ANY CIRCUMSTANCES FIT J7**

Note that the IMS B418 does not execute any part of the user defined bootstrap or configuration code.

The firmware is used by sending commands to the IMS B418, when in bootstrap mode, on any link. When a command is received on a link, it performs an appropriate action and makes a response to the same link.

The command protocol allows configuration and bootstrap sequences to be written and also allows specific blocks to be written and read. The read and write block commands allow the block contents of generically programmed boards to be patched with specific data and allow the IMS B418 to be used for data storage.

Programming a chain of IMS B418s is exactly the same as a single IMS B418, the user simply seeing a larger address space.

**Summary of Programming Protocol**

Commands:

- **Write boot packet**: `BYTE 'b'; INT32 count; [count]BYTE array`
- **Write config packet**: `BYTE 'c'; INT32 count; [count]BYTE array`
- **Erase device**: `BYTE 'e'; INT16 device`
- **Read block**: `BYTE 'r'; INT32 address; INT32 count`
- **Write block**: `BYTE 'w'; INT32 address; INT32 count; [count]BYTE array`
- **Query status**: `BYTE 's'`
- **Query firmware version**: `BYTE 'v'; INT16 n`
- **Reboot target**: `BYTE 'x'`

29.1.5 Programming Voltage Generator

The IMS B418 incorporates an on-board programming voltage generator for the flash ROM devices. The programming voltage is normally off but is turned on by the on-board programming software when a program or erase command is received. The power-on reset circuit on the IMS B418 disables the programming voltage in the event of a power failure and when power is applied to the IMS B418. Thus, the programming voltage can only be turned on by the programming software, which ensures the safety of the programmed ROM contents.

1. LFF toolsets
2. TCOFF toolsets
29.1.6 Power-on reset / Power-fail monitor

The IMS B418 incorporates a power-fail monitor and power-on reset generator. If the Vcc supply falls below 4.6V, the power-fail monitor will turn off the programming voltage generator and reset the IMS T222 on the IMS B418. It also de-asserts the reset and analyze signals on the IMS B418's sub-system pins. When power returns the IMS B418 is held reset for a few ms. It then resets and reboots the target system.

29.1.7 Sub-system Pins

The IMS B418 is designed to configure and bootstrap a network of TRAMs or transputers, and must be able to reset them before it can do so. To allow this, it incorporates a set of pins which allow it to control the reset and analyze signals of other TRAMs and to monitor their combined error signals. These are located in the corner of the IMS B418 marked with a yellow triangle. They are designed to mate with a corresponding set of pins on a module mother-board.

29.1.8 Link select jumpers

The firmware requires the user to select one or two of the IMS B418's transputer links for various functions. The selection is made by installing the appropriate combination of two pairs of jumpers: J1 and J2 form one pair of link select jumpers, J3 and J4 form the other pair. Table 29.1 shows which jumpers should be inserted to select a particular transputer link with each pair of jumpers. For example, to select link 2 as the J1/J2 link, fit J2 and remove J1. The function of these links depends on the operating mode of the IMS B418; more information is given in [1]. The J1/J2 link is normally connected to the target system and the J3/J4 link is either connected to a development host, or is the network configuration link.

<table>
<thead>
<tr>
<th>Link</th>
<th>J1/J2 Link</th>
<th>J2/J3 Link</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>J1</td>
<td>J3</td>
</tr>
<tr>
<td>2</td>
<td>- J2</td>
<td>- J4</td>
</tr>
<tr>
<td>3</td>
<td>J1 J2</td>
<td>J3 J4</td>
</tr>
</tbody>
</table>

Table 29.1 Link selection jumpers

When installed in a target system (outside the development environment), these jumpers do not need to be changed.

29.1.9 Mode select jumpers

The behaviour of the IMS B418 depends on the state of the mode select jumpers J5 and J6 (see table 29.2). These two jumpers are read at power-on or reset. To change the operating mode, you will need to set these jumpers appropriately, then reset or power-cycle the IMS B418.

<table>
<thead>
<tr>
<th>J5</th>
<th>J6</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>remove</td>
<td>remove</td>
<td>bootstrap</td>
</tr>
<tr>
<td>fit</td>
<td>remove</td>
<td>transparent</td>
</tr>
<tr>
<td>remove</td>
<td>fit</td>
<td>undefined</td>
</tr>
<tr>
<td>fit</td>
<td>fit</td>
<td>auto program</td>
</tr>
</tbody>
</table>

Table 29.2 Mode selection jumpers
29.2 Specifications

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash ROM</td>
<td>256 kbytes</td>
<td>1</td>
</tr>
<tr>
<td>TRAM size</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>2.15 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2 mm</td>
<td>2</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.5 mm</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>40 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption (Max)</td>
<td>4 W</td>
<td>3</td>
</tr>
<tr>
<td>Power consumption (Typical)</td>
<td>2.2 W</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 29.3 IMS B418 specification

Notes

1 262128 bytes are available to the user: the on-board programming software used on the IMS B418 is stored in a separate device.

2 This dimension includes the thickness of the PCB.

3 Typical supply current is 400mA but, during program and erase operations, peaks of 800mA may be drawn.

29.3 Reference


29.4 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B418 Flash–ROM TRAM</td>
<td>IMS B418–10</td>
</tr>
</tbody>
</table>
**IMS B419**

**Integrated graphics TRAM**

**Size 6**

---

**FEATURES**

- IMS T800-20 32 bit Transputer
- IMS G300B Colour Video Controller
- 2 Mbytes of four cycle DRAM
- 2 Mbytes of four cycle VRAM
- Huge variety of software selectable screen formats
- Pixel rates 25 to 100 MHz @ 8 bit/pixel
- Communicates via 4 INMOS serial links (Selectable between 10 or 20 Mbits)
- Size 6 TRAM
- Designed to a published specification (*INMOS technical Note 29*)
- Supplied with IMS F003 2D graphics library

---

**GENERAL DESCRIPTION**

The IMS B419 incorporates the IMS G300B Colour Video Controller (CVC) with the IMS T800 32 bit Floating Point Transputer to form a high-performance graphics system. Two Mbytes of four cycle DRAM provides a general purpose store sufficient to run large applications such as windowing environments. Two Mbytes of Video RAM provide arbitrary screen resolutions up to a maximum of 1280 x 1024 8 bit/pixel with unrestricted screen formats at resolutions below this.

---

*SGS-THOMSON MICROELECTRONICS*

INMOS is a member of the SGS-THOMSON Microelectronics group.
30.1 Description

30.1.1 Introduction

The IMS B419 is one of a range of INMOS TRAnspu ter Modules (TRAMs). TRAMs are board level transputers with a simple, standardised interface. They integrate processor, memory and peripheral functions allowing powerful, flexible, transputer based systems to be produced with the minimum of design effort.

The IMS B419 implements a complete high performance graphics subsystem. The frame store consists of 2 Mbytes of dual ported Video RAM which supports displays of arbitrary resolution at 8 bit/pixel. The resolution of the system is programmable and is only limited by the CVC's maximum dot rate and the access time of the serial port on the VRAM. The IMS B419 supports a dot rate up to 100 MHz, the speed of the CVC. The CVC is configured by an IMS T800 which is provided with 2 Mbytes of 200ns cycle DRAM. This store is available for screen manipulation workspace and general program memory. The processor can be used to implement graphic primitives directly or as an intelligent channel, receiving image data from other transputers via its four bidirectional links at data rates of up to 6.8 Mbytes/sec. This makes the IMS B419 useful for applications as diverse as an add-on accelerator for a PC or a Macintosh, as part of an embedded system in industrial control, or as a graphics output for a 3D graphical supercomputer.

30.1.2 Screen sizes

Screen sizes are set by writing to a few registers in the G3008 CVC, and can be chosen to suit the application. Suppose, for instance, an 8.5 x 11 sheet of paper (in landscape), represented by a screen with 100 pixels per inch. This would need an 1100 x 850 display, a format not normally available from a hardware solution. The G300B gives a line width in multiples of 4 pixels, which makes it simple to produce this screen. As well as producing special screens such as 11 x 8.5, many of the standard screens can also be produced; indeed the user can switch between screen formats, the display clock frequency, and even the source of the input clock, all by simply changing the G300B registers and other registers on the board by software.

Some examples of possible screen sizes are given in Table 30.1. All the screens in the table are for 8 bits per pixel.

<table>
<thead>
<tr>
<th>Screen Size</th>
<th>Pixels</th>
<th>Aspect Ratio</th>
<th>Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>CGA</td>
<td>320 x 240</td>
<td>1.333</td>
<td>no</td>
</tr>
<tr>
<td>EGA</td>
<td>640 x 350</td>
<td>1.829</td>
<td>no</td>
</tr>
<tr>
<td>VGA</td>
<td>640 x 480</td>
<td>1.333</td>
<td>no</td>
</tr>
<tr>
<td>Enh VGA</td>
<td>800 x 600</td>
<td>1.333</td>
<td>no</td>
</tr>
<tr>
<td>Ext VGA</td>
<td>1024 x 768</td>
<td>1.333</td>
<td>no</td>
</tr>
<tr>
<td>11 x 8.5</td>
<td>1100 x 850</td>
<td>1.294</td>
<td>no</td>
</tr>
<tr>
<td>11 x 8.5</td>
<td>1164 x 900</td>
<td>1.293</td>
<td>no</td>
</tr>
<tr>
<td></td>
<td>1024 x 1024</td>
<td>1.0</td>
<td>no</td>
</tr>
<tr>
<td></td>
<td>1280 x 1024</td>
<td>1.25</td>
<td>no</td>
</tr>
<tr>
<td>A5</td>
<td>1216 x 860</td>
<td>1.414</td>
<td>no</td>
</tr>
</tbody>
</table>

Table 30.1 A selection of possible screen sizes

1. Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in technical notes Dual-In-Line Transputer Modules (TRAMs) and Module Motherboard Architecture which are included later in this databook. The Transputer Databook may also be required. This is available as a separate publication from INMOS (72 TRN 203 01).
30.1.3 SubSystem signals

The user may require the G300B Graphics TRAM to control a network of transputers and/or other TRAMs. A set of control signals are provided which enables the master to control these slaves or subsystems. The SubSystem port consists of three signals: SubSystemReset and SubSystemAnalyse, which enables the master to reset and analyse its subsystem; and SubSystemnotError, which is used to monitor the error flag in the subsystem.

These signals are accessible to the processor as a set of memory-mapped registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
<th>Asserted state</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemReset (Wr only)</td>
<td>#00000000</td>
<td>1</td>
</tr>
<tr>
<td>SubSystemAnalyse (Wr only)</td>
<td>#00000004</td>
<td>1</td>
</tr>
<tr>
<td>SubSystemError (Rd only)</td>
<td>#00000000</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 30.2

30.1.4 CVC reset register

The IMS G300B must be reset before it can be programmed. It allows users to reset the IMS G300B CVC from software running on the IMS T800. To reset the CVC, the CVC reset register must be written with 1 for a minimum of 10μs, then cleared. The CVC reset register is located at #000000F0.

<table>
<thead>
<tr>
<th>CVC reset register</th>
<th>IMS G300 state</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td>0</td>
<td>Enabled</td>
</tr>
</tbody>
</table>

Table 30.3 CVC reset register.

30.1.5 Clock Select Register

The clock select register allows users to choose a pixel dot rate which may not be possible using the 5 MHz TRAM clock and PLL multiplication factors, or which is below the range of the PLL. The clock select register is located at #000000F4. On power up, or on a system reset the clock select register defaults to ‘0’.

<table>
<thead>
<tr>
<th>PLL clock select register</th>
<th>Clock source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>5MHz TRAM clock</td>
</tr>
<tr>
<td>1</td>
<td>Crystal Oscillator</td>
</tr>
</tbody>
</table>

Table 30.4 PLL mode clock source selection

30.1.6 Memory Map

The memory space on the board may be divided up into two non-contiguous areas, screenspace and work­space, so that operating systems which use automatic workspace sizing will not trespass on the screen space. Alternatively, if the drawing program requires over 2 Mbytes and not much screen space is required, the memory can be arranged so that the VRAM is contiguous with the workspace RAM. Figure 30.1 shows how the memory is mapped into the address space of the IMS T800.

<table>
<thead>
<tr>
<th>Jumper Fitted</th>
<th>VRAM start address</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP4</td>
<td>#80200000</td>
</tr>
<tr>
<td>JP5</td>
<td>#C0000000</td>
</tr>
</tbody>
</table>

Table 30.5 VRAM Start Address selection
NOTE: JP4 and JP5 must not be fitted at the same time, or damage may result.

The selection is made by fitting one or other of a pair of jumpers.

Figure 30.1 shows how the memory is mapped into the address space of the IMS T800 (the "#" sign indicates a hexadecimal number).

Figure 30.1 Non-contiguous and contiguous address maps

Information on the G300B CVCs registers and locations can be found in [2].

30.1.7 Pixel clock selection

The IMS G300B requires a clock to control the movement of pixel data, and generate timing signals. It has a phase-locked loop (PLL) which can generate the high frequency pixel clock from a low frequency input clock. The PLL can generate frequencies from 25MHz upwards. On the IMS B419-4, the pixel clock must be in the range 25MHz-100MHz. The IMS B419, provides a choice of clocking schemes: choosing a clocking scheme must be done partly when the IMS B419 is installed in a system, and partly by the user software whenever the system starts up. At installation time, the clocking scheme you choose to use determines whether you need to fit a crystal oscillator module to the IMS B419. At system start-up, your software may have to program a multiplication factor for the PLL and select a clock source for the PLL. The clocking schemes are all described below. Factors influencing the choice of clocking scheme are: whether the required clock is within the range achievable with the PLL; and, if so, if it is a multiple of 5MHz.

5MHz TRAM clock and PLL The primary clocking system utilises the IMS G300’s on-chip phase-locked loop (PLL) to multiply the 5MHz TRAM clock to the video data rate. The multiplication factor must be an integer value between 5 and 20 to produce a video data rate in the range of 25-100 MHz. The clock select register must be written with 0 to select this mode. Bit 5 of the IMS G300B boot location must be set to enable the PLL.

Crystal oscillator and PLL The second method uses the on board crystal oscillator to drive the PLL clock input. This method is used when the required video data rate is not a multiple of 5MHz, but
is within the range of the PLL. The clock select register must be written with 1. Bit 5 of the IMS G300B boot location must be set to enable the PLL.

Any oscillator frequency in the range of 5.0-9.0 MHz may be used. The crystal oscillator module is socketed to make replacement easy. The oscillator module must be as specified in [1]. The resulting pixel clock should be in the range 25MHz-100MHz and the clock multiplication factor must not be less than 5.

Although all possible multiplication factors will work with all permissible input frequencies; it is recommended that, for any particular output frequency, the minimum suitable multiplication factor should be used. For example, to generate an 80MHz pixel clock you could multiply the 5MHz TRAM clock by 16, but fitting an 8MHz crystal oscillator and setting the PLL multiplication factor to 10 will produce a more stable pixel clock.

**x 1 Mode** The third method is to operate the IMS G300 in x 1 clock mode from the onboard crystal oscillator. This method is not recommended. Bit 5 of the IMS G300B boot location must be written with 0 to disable the PLL. The clock select register must be written with 1. The clock signal in x 1 mode must be low for a minimum of 6ns, the maximum pixel clock frequency in this mode is approximately 80MHz. Note that in this mode, you must still write a PLL multiplication factor to the bootstrap location, even though it is not used. The value 5 is suggested.

### 30.1.8 Jumper selection

Five jumper links are used to select the IMS G300B clock source and to configure the memory map of the IMS B419. Jumpers are labelled JPx where a jumper is either installed or absent between two pin posts.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>Always remove on IMS B419-4</td>
</tr>
<tr>
<td>JP2</td>
<td>Do not fit</td>
</tr>
<tr>
<td>JP3</td>
<td>Always fit</td>
</tr>
<tr>
<td>JP4</td>
<td>Select contiguous VRAM</td>
</tr>
<tr>
<td>JP5</td>
<td>Select non-contiguous VRAM</td>
</tr>
</tbody>
</table>

Table 30.6

### 30.1.9 Video and sync outputs

The G300B CVC can be programmed to generate timing which complies with both the RS170a and EIA-343 video standard. The outputs are designed to drive a 75R line directly. The RGB analogue outputs and synchronising signals are on five SMB connectors as shown below. If the display monitor accepts composite sync on one of its video inputs the sync outputs may be left unconnected. SMB identification from top to bottom of the board. Sync. information is output on all three video signals.

1. Composite blank  Input/Output
2. Vertical Sync    Output
3. Composite or Horizontal Sync Output
4. Blue             Output 75R
5. Green            Output 75R
6. Red              Output 75R
30.2 Graphics library software

The IMS B419 includes the IMS F003 graphics library software. This provides a two dimensional graphics library, functionally conforming with a subset of the Computer Graphics Interface (CGI) standard. This library is sufficiently flexible to allow it to be used as a building block to implement additional 2 or 3-dimensional graphics operations.

Functions in the library fall into a number of clearly defined areas. A family of functions exists for drawing points, lines, and arcs. Another family handles two dimensional drawing operations and fills. The text support provided by another family is expandable by the programmer to accommodate personalised font information. Two dimensional screen-pixel operations offer block copying, zooming, and rotation. An auxiliary category handles miscellaneous initialisation of the graphics card and data structures used by the rest of the library.

In order to separate those parts of the graphics software that are hardware dependent, a supplementary library for the IMS B419, called B419.LIB, provides framestore-specific initialisation, multi-frame display buffering, and colour control.

The CGI library will be useful in application areas including engineering drawing, mimic diagrams, interactive drawing, modelling and concept visualisation.

The IMS F003 CGI software has been implemented in ANSI C, using the INMOS TCOFF Toolset C compiler.

Of the two libraries provided, the main library CGILIB.LIB, handles all the CGI drawing operations which are independent of the graphics card type. It is supplied in binary form as a library, compatible with the INMOS TCOFF toolset. The supplementary library, B419.LIB, adapts the behaviour of the main CGI library to run on the IMS B419.

Summary of CGI Graphics Library functions

<table>
<thead>
<tr>
<th>CGILIB.LIB functions</th>
<th>B419.LIB functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>cgi_addsptext</td>
<td>fs_displaybank</td>
</tr>
<tr>
<td>cgi_addtext</td>
<td>fs_initVTG</td>
</tr>
<tr>
<td>cgi_arc</td>
<td>fs_initpalette</td>
</tr>
<tr>
<td>cgi_arcc</td>
<td>fs_initscreen</td>
</tr>
<tr>
<td>cgi_chrbegin</td>
<td>fs_paint</td>
</tr>
<tr>
<td>cgi_chrbegin</td>
<td>fs_setfillstyle</td>
</tr>
<tr>
<td>cgi_chrset</td>
<td></td>
</tr>
<tr>
<td>cgi_chrspace</td>
<td></td>
</tr>
<tr>
<td>cgi_chrz</td>
<td></td>
</tr>
<tr>
<td>cgi_circle</td>
<td></td>
</tr>
<tr>
<td>cgi_cls</td>
<td></td>
</tr>
<tr>
<td>cgi_copy</td>
<td></td>
</tr>
<tr>
<td>cgi_addtext</td>
<td></td>
</tr>
<tr>
<td>cgi_dot</td>
<td></td>
</tr>
<tr>
<td>cgi_errstat</td>
<td></td>
</tr>
<tr>
<td>cgi_fcircle</td>
<td></td>
</tr>
<tr>
<td>cgi_ffan</td>
<td></td>
</tr>
<tr>
<td>cgi_fhline</td>
<td></td>
</tr>
<tr>
<td>cgi_frect</td>
<td></td>
</tr>
<tr>
<td>cgi_ftrap</td>
<td></td>
</tr>
<tr>
<td>cgi_setbcol</td>
<td></td>
</tr>
<tr>
<td>cgi_setdrawmode</td>
<td></td>
</tr>
<tr>
<td>cgi_setdrawscreen</td>
<td></td>
</tr>
<tr>
<td>cgi_setfont</td>
<td></td>
</tr>
<tr>
<td>cgi_polyline</td>
<td></td>
</tr>
<tr>
<td>cgi_rect</td>
<td></td>
</tr>
<tr>
<td>cgi_polygon</td>
<td></td>
</tr>
<tr>
<td>cgi_setlinestyle</td>
<td></td>
</tr>
<tr>
<td>cgi_setorient</td>
<td></td>
</tr>
<tr>
<td>cgi_setpelstyle</td>
<td></td>
</tr>
<tr>
<td>cgi_search</td>
<td></td>
</tr>
<tr>
<td>cgi_sptext</td>
<td></td>
</tr>
<tr>
<td>cgi_strokearc</td>
<td></td>
</tr>
<tr>
<td>cgi_text</td>
<td></td>
</tr>
</tbody>
</table>

Table 30.7 Summary of CGI Graphics Library functions
30.3 Mechanical details

Figure 30.2 indicates the vertical dimensions of a single IMS B419 and Figure 30.3 shows the outline drawing of the IMS B419.

![Diagram of IMS B419 height specification]

Figure 30.2 IMS B419 height specification
TRAnspuser Modules (TRAMs)

Note: all dimensions in inches and measured from the datum line

Datum (pin 1)

3.125
3.400
3.524

3.480
3.450
3.400

0.180
0.150
0.100

0.175
0.100
0.380
0.925
1.200
1.324
1.875
1.975
2.176
2.300
2.580

Size 6 module with subsystem

4.075
4.175
4.376
4.500
4.780

5.325
5.600
5.724
6.275
6.375

6.100
6.224

Figure 30.3
30.4 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td>in/out</td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5 MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
</tbody>
</table>

Links

| Linkln0-3   | in     | INMOS serial link inputs to transputer        | 13,5,2,16 |
| LinkOut0-3  | out    | INMOS serial link outputs from transputer     | 12,4,1,15 |
| LinkspeedA,B| in     | Transputer link speed selection               | 6,7      |

Table 30.8 IMS B419 Pin designations

Notes:

1. Signal names are prefixed by not if they are active low; otherwise they are active high.
2. Details of the physical pin locations can be found in Fig 30.3.

LinkOut0-3 Transputer link output signals. These outputs are intended to drive into transmission lines with a characteristic impedance of 1000Ω. They can be connected directly to the Linkln pins of other transputers or TRAMs.

Linkln0-3 Transputer link input signals. These are the link inputs of the transputer. Each input has a 10kΩ resistor to GND to establish the idle state, and a diode to VCC as protection against ESD. They can be connected directly to the LinkOut pins of other transputers or TRAMs.

LinkSpeedA, LinkSpeedB These select the speeds of Link0 and Link1,2,3 respectively. Table 30.9 shows the possible combinations.

Table 30.9 Link speed selection

<table>
<thead>
<tr>
<th>LinkSpeedA</th>
<th>LinkSpeedB</th>
<th>Link0</th>
<th>Link1,2,3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>10 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>20 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>20 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
</tbody>
</table>

ClockIn A 5 MHz input clock for the transputer and CVC. The transputer synthesises its own high frequency clocks. ClockIn should have a stability over time and temperature of 200 ppm. ClockIn edges should be monotonic within the range 0.8V to 2.0V with a rise/fall time of less than 8 ns.

Reset Resets the transputer, and other circuitry. Reset should be asserted for a minimum of 100ms. After Reset is deasserted a further 100ms should elapse before communication is attempted on any link. After this time, the transputer on this TRAM is ready to accept a boot packet on any of its links.
**Analyse** is used, in conjunction with **Reset**, to stop the transputer. It allows internal state to be examined so that the cause of an error may be determined. **Reset** and **Analyse** are used as shown in figure 30.5. A processor in analyse mode can be interrogated on any of its links.

![Figure 30.5 Analyse timing](image)

**notError** An open collector output which is pulled low when the transputer asserts its Error pin. **notError** should be pulled high by a 10kΩ resistor to VCC. Up to 10 **notError** signals can be wired together. The combined error signal will be low when any of the contributing signals is low.

### 30.5 Specification

<table>
<thead>
<tr>
<th>TRAM feature IMS B419-4</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T800-20</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>2 Mbyte</td>
<td></td>
</tr>
<tr>
<td>Amount of VRAM</td>
<td>2 Mbyte</td>
<td></td>
</tr>
<tr>
<td>DRAM/VRAM cycle time</td>
<td>200 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>IMS G300B</td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>6 inch</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td>1</td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>6.55 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>13.7 mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7 mm</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>175 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>9 W</td>
<td></td>
</tr>
</tbody>
</table>

**Table 30.10 IMS B419 specification**

**Notes:**

1. An additional clearance of 1 in. is required for the video connections.
2. This dimension includes the thickness of the PCB.
3. The figure quoted refers to the ambient air temperature.
4. The figure quoted has not been characterised and is subject to change.
30.6 References


30.7 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B419 TRAM with IMS G300B</td>
<td>IMS B419-4*</td>
</tr>
<tr>
<td>IMS F003 2D graphics library</td>
<td>IMS F003A-1</td>
</tr>
</tbody>
</table>

*Includes IMS F003A-1 2D graphics library

Table 30.11 Ordering information
IMS B420
Vector processing TRAM
Size 4

FEATURES
- IMS T800 –25 or T800 –20 floating point trans­puter
- High performance vector/signal processing co­processor (ZR34325) – e.g. 1K complex FFT < 2ms for 25MHz co­processor
- Both processors support IEEE 754–1985 floating point
- 4 INMOS serial communication links allowing connection of multiple VecTRAMs
- 1 Mbyte DRAM for IMS T800
- 256 Kbyte, dual access SRAM for full speed co­processor operation
- Size 4 TRAM
- Sub­system port
- Supplied with IMS F000 C and occam libraries
- IMS F007 DSP libraries available
- Designed to a published specification
  (INMOS Technical Note 29 )

GENERAL DESCRIPTION
The IMS B420 VecTRAM is a transputer module combining the communications ability and scalar floating point performance of the IMS T800 with a high performance vector/signal processing co­processor (ZR34325). The two processors can operate concurrently, using separate dynamic and static memory blocks. The vector/signal processor is normally operated as a slave to the IMS T800 which can read and write to the SRAM, to set up vector/DSP routines as well as to load data for processing. The two processors can handshake via interrupts, thus allowing the transputer to initiate vector routines and the co­processor to signal the termination of the requested task.

Examples at 25MHz operation of the co­processor's capabilities are: 1K complex FFT in 1.8 ms, 10 × 10 by 10 × 10 matrix multiplication in approximately 135µs and 64–tap FIR in 6 µs.

Application areas include speech and image processing, graphics and numerical processing, ra­dar, sonar and seismology.
31.1 Introduction
The IMS B420 (VecTRAM) has been developed to offer both scalar and vector processing in a single "TRAM" module. This module combines the scalar floating/integer performance and general purpose capabilities of the transputer; with a high performance vector/signal processing co-processor. A set of software libraries is available which allows programs written in high level languages, running on the transputer, to call vector routines executed on the co-processor.

The IMS T800 transputer has sole access to 1 Mbyte of dynamic memory. 256 Kbyte of the static memory is accessible by both the transputer and the co-processor, under the control of an arbiter. The two processors can operate concurrently, using the separate dynamic and static memory blocks. The vector /signal processor is operated as a slave to the IMS T800 which can read and write to the static RAM, to set up vector/signal processing routines as well as to transfer data for processing.

The operation of the module is better understood with a description of the two processors.

The IMS T800 Processor
The IMS T800 transputer integrates a 12.5 MIPS (25MHz) 32–bit central processing unit (CPU), a 2 MFLOP scalar floating point unit (FPU) supporting IEEE arithmetic, communication links for parallel processing, and 4 Kbytes of on-chip memory. Each communication link is capable of providing around 1.2 Mbyte/s data rate in each direction. These allow easy connection to other TRAMs and transputers.

The IMS T800 also has one- and two-dimensional block–move capabilities. This allows blocks of data to be moved speedily from one memory segment to another. This is particularly important in the support for a vector co–processor where data blocks must be transferred for processing. The two–dimensional block–move, in particular, allows operations such as corner turning to be carried out while the data is being transferred.

The ZR34325 Vector/Signal Processor
The ZR34325 is a vector/signal processor which supports vector floating point arithmetic with a peak performance of 37.5 MFLOP. The floating-point arithmetic is 32–bit and conforms to the IEEE 754–1985 standard, making it compatible with the single–precision floating point format on the transputer. The device is optimised to execute efficiently a wide variety of signal/vector processing functions. These include multidimensional FFT's, digital filters, vector–scalar, vector–vector, and matrix operations. The block diagram of the processor, showing various functional blocks, is given in figure 31.1.

The co–processor integrates six main functional units plus on–chip memory and registers. The main functional units are:

- **Execution Unit:** This unit is configured to efficiently execute complex multiply/accumulate operations, while conforming to the IEEE standard for binary floating–point arithmetic. All four rounding modes, as well as \( \pm \infty \), NaNs and denormalised numbers are supported. This unit can operate on both internal and external memories. The results can be written in the on–chip RAM or registers. The intermediate or final results which are written to on–chip registers can be automatically copied to off–chip memory. The execution unit consists of three major computational blocks; a 32–bit floating–point multiplier, a 32–bit floating–point adder, and a second adder/subtractor which can perform accumulation in extended 44–bit precision. The execution unit also contains address–generation hardware for accessing internal RAM, and coefficient ROM. It also includes three registers. Among operations supported by the execution unit are vector multiply, vector addition, vector subtraction, comparisons, as well as direct support for higher level functions such as FFT's, matrix operations, and filtering.

- **Bus–Interface Unit:** This unit coordinates the activities of the external memory interface. It supports a 32–bit bidirectional data bus, and a 24–bit address bus allowing a 16 Mword address space. The interface also allows master or slave operations. In master mode the co–processor
has control of the external memory and it fetches its own instruction. In slave mode, an external host can read to/write from the memory-mapped internal registers and memory.

- **Move Unit:** This unit transfers data between internal and external memories. It supports a variety of vector-oriented addressing including: 1-D/2-D transfers, complex and real data addressing, circular buffers, bit-reversal. It also transfers data between the external memory and the execution unit via the vector unit.

- **Vector Unit:** This unit acts as a vector buffer (FIFO) between the move unit and the execution unit. It decouples the execution unit from the external memory behaviour thus improving performance.

- **Control Unit:** This unit supports external memory address computations, and also performs 24-bit integer arithmetic and logical operations on the integer registers. It also carries out all load and store operations on all integer registers.

- **Fetch Unit:** This unit manages an instruction queue that is implemented as a FIFO with four 64-bit words. Every instruction fetched goes through this buffer except program flow control instructions such as LOOP. This allows loop code to be kept in the instruction buffer during the first pass and used subsequently.

---

**Figure 31.1** The signal/vector processor block diagram

Other major elements within the co-processor are the internal RAM and registers. The internal RAM consists of 512 bytes of memory organised as an array of 64 complex words. The RAM can also be configured as two separate blocks, each of 32 complex words. Operands in the internal RAM can be either complex or real vectors. To increase internal RAM utilisation, double length real vectors can use both real and imaginary parts of the RAMs.
31.2 Transputer memory map

- **Vector Processor Reset**: To reset the vector processor, write 0 to this location and wait for at least 1μs. Then write 1 to deassert the reset signal.

- **Arbiter Enable**: Write 1 to enable the SRAM access arbiter. In this mode, both the IMS T800 and the ZR34325 can access the SRAM. Cycle time from the IMS T800 is typically 6 clock cycles (300ns at 20MHz). Write 0 to disable the SRAM access arbiter. In this mode, only the IMS T800 may access the SRAM. This mode provides faster access for block copying of data and programs, while the ZR34325 is not running. Cycle time from the IMS T800 is 4 clock cycles (200ns at 20MHz). The IMS T800 always accesses the DRAM in 4 clock cycles (200ns at 20MHz).
31.3 ZR34325 memory map

Figure 31.3 ZR34325 memory map (word addresses)

- **Event**: Write 1 to assert the Event pin of the IMS T800; write 0 to deassert it. Reading this location returns the state of the EventAck pin of the IMS T800.
31.4 Mechanical details

Note: all dimensions are in inches and measured from the datum line

Figure 31.4 IMS B420 outline drawing (All dimensions in inches)
31.5 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS T800 transputer</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>ZR34325 vector processor</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Fast dual-port RAM</td>
<td>256</td>
<td>Kbyte</td>
</tr>
<tr>
<td>DRAM</td>
<td>1</td>
<td>Mbyte</td>
</tr>
<tr>
<td>TRAM size</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>inch</td>
</tr>
<tr>
<td>Width</td>
<td>4.35</td>
<td>inch</td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>inch</td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2</td>
<td>mm</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>mm</td>
</tr>
<tr>
<td>Weight (approx.)</td>
<td>113</td>
<td>g</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70</td>
<td>°C</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50</td>
<td>°C</td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25</td>
<td>Volt</td>
</tr>
<tr>
<td>Power consumption (Max)</td>
<td>9.5</td>
<td>W</td>
</tr>
</tbody>
</table>

Table 31.1 IMS B420 specification

NOTES

1 This dimension includes the thickness of the PCB.

2 Measured at Vcc = 5.25V.
31.6 IMS F000 software library

31.6.1 Software support

Currently INMOS provides a C signal/vector processing library (IMS F000A) which allows the co-processor to be used from a high level language running on the transputer. This library is normally supplied in binary and compatible with the parallel C compiler family, IMS x11. Future releases of this software will extend to other compiler families, in particular, the new generation of INMOS C and occam compilers and will support additional functions.

The IMS F000 consists of a library of C functions which implement common vector/signal processing tasks. The functions are callable from a C program running on an IMS B420 TRAM, and can be used to dramatically speed up parallel applications and system performance involving vector/signal processing computation. The use of the libraries is most easily shown by a simple example:

```c
#include"decc11.h"  /*Function declarations */
#include"memc11.h"  /*Workspace constants */

main()
{
float a[100], b[100], c[100];
int i, flag;

/* Initialise the co-processor and set up workspaces*/
VT_INIT(co-processor_MEM_BASE, LIB_WORKSPACE_BASE,
USER_WORKSPACE_BASE, co-processor_MEM_TOP);

/* Initialise test data arrays */
for(i=0; i<100; i++){
    a[i] = 10.0;
    b[i] = 20.0;
}

flag =0;

/* Call vector multiply function */
VT_MULT_F32R(a, 1, b, 1, c, 1, 100, flag);
}
```

During program execution, when a vector library function is called, it first checks the addresses of its operands. If the data to be processed is in the transputer local memory space, it is automatically copied (using the blockmove capability of the T800) to a predetermined area in the co-processor space. The co-processor is then activated to execute the required function.

If the destination vector operand address, specified in the call, is in the transputer space, the processed data is automatically copied back to the specified area in the transputer memory space. This built-in copying means that the co-processor operation can be totally transparent to the programmer, and programs can be accelerated without the need for detailed knowledge about the operation of the IMS B420 TRAM.

The overhead associated with data copying between the transputer and co-processor (or visa versa) is avoided if the source and destination operands for the specified function are already in the co-processor local memory space. The library functions automatically check the operand addresses and take appropriate action. In general, if the address of an input or an output operand, in a function call, is in the co-processor space, no data copying will take place for that operand. This is particularly important if operands are to undergo several vector/signal processing operations. For optimal performance the user can specify desti-
nation (and/or source) addresses which are local to the co-processor address space. In this way data copying, between the transputer and the shared memory area can be minimised.

Apart from vector and arithmetic functions, the IMS F000 includes efficient vector move functions which allow optimisation at the application level. The library also supports co-processor control calls which are used to set rounding modes and error handling.

**IMS F000A function calls include:**

- **VT_ABS_F32R**
  *Function*: Vector Absolute Value — Real

- **VT_ADD_F32R**
  *Function*: Vector Addition — Real

- **VT_CMP_F32R**
  *Function*: Vector Compare — Real

- **VT_DISERROR**
  *Function*: Disable co-processor Error Flags

- **VT_DOT_F32C**
  *Function*: Vector Dot Product — Complex

- **VT_DOT_F32R**
  *Function*: Vector Dot Product

- **VT_ENERROR**
  *Function*: Enable co-processor Error Interrupts

- **VT_FFT_F32C**
  *Function*: Fast Fourier Transform — Complex

- **VT_F32TOI16_R**
  *Function*: Vector Floating point to Integer (16-bit) Conversion

- **VT_IFFT_F32C**
  *Function*: Inverse Fast Fourier Transform — Complex

- **VT_I16TOF32_R**
  *Function*: Vector Integer (16-bit) to 32-bit floating point Conversion

- **VT_LOG10_F32R**
  *Function*: Vector Log to the base 10 — Real

- **VT_MAG_F32C**
  *Function*: Vector Magnitude — Complex

- **VT_MAGSQ_F32C**
  *Function*: Vector Magnitude Square — Complex

- **VT_MAX_F32R**
  *Function*: Find the Element with the Maximum Value and its position — Real

- **VT_MEAN_F32R**
  *Function*: Vector Mean — Real
VT_MIN_F32R
Function: Find the Element with the Minimum Value and its position—Real

VT_MOV_BYTE
Function: Vector Move—Bytes

VT_MOV_WORD
Function: Vector Move—Words (32-bit)

VT_MULT_F32C
Function: Vector Multiply—Complex

VT_MULT_F32R
Function: Vector Multiply—Real

VT_POWER_F32R
Function: Vector Power—Real

VT_ROUNDMODE
Function: Modify co-processor Rounding mode

VT_SCALE_F32R
Function: Vector Scale—Real

VT_SQRT_F32R
Function: Vector Square Root—Real

VT_SUB_F32R
Function: Vector Subtract—Real

31.7 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B420 VecTRAM 20 MHz operation</td>
<td>IMS B420-3*</td>
</tr>
<tr>
<td>IMS B420 VecTRAM 25 MHz operation</td>
<td>IMS B420-5*</td>
</tr>
<tr>
<td>IMS F000 VecTRAM library software—supplied on IBM PC format 5 1/4&quot; and 3 1/2&quot; discs.</td>
<td>IMS F000A-1</td>
</tr>
<tr>
<td>IMS F007 DSP software library—supplied on IBM PC format 5 1/4&quot; and 3 1/2&quot; discs.</td>
<td>IMS F007A-1</td>
</tr>
</tbody>
</table>

Table 31.2 Ordering information

* Includes IMS F000A-1 VecTRAM library software
FEATURES
- IMS T222 transputer
- 48 Kbytes of two-cycle RAM
- Full electrical compliance with IEEE-488 specification
- Size 4 TRAM
- Switchable GPIB bus address
- On-board non-volatile storage for configuration data
- Communicates via 4 INMOS links
- Supplied with IMS F001 GPIB library software
- Designed to a published specification (INMOS Technical Note 29).

GENERAL DESCRIPTION
The GPIB TRAM allows IEEE-488 test and instrumentation systems to be directly connected to networks of transputers. The parallel interface permits high speed communication of control and measurement information, and the power of the transputer can provide sophisticated data analysis facilities. The user can define the characteristics of the GPIB interface in terms of address, etc., for maximum flexibility in system configuration.
32.1 Description

The IMS B421 TRAM combines an IEEE-488 interface with an INMOS transputer. The hardware design follows the electrical requirements of IEEE-488.1, while the companion software package IMS F001 provides support for the data transfer requirements of IEEE-488.1. Used together, these two products provide a bridge between the sophisticated data acquisition capabilities of GPIB instrumentation, and the processing power of transputer networks. The IMS B421 has been designed for maximum flexibility, to allow its use in the widest possible range of applications. As an example of a small system, the TRAM could be embedded in an instrument, with the onboard transputer carrying out all processing and control tasks. In a larger system, the TRAM might be used to convey arrays of data to a network of transputers for complex high-speed processing.

32.1.1 The IEEE-488 standard

The IEEE-488 standard defines a means of interconnecting electronic instruments to form a system around which data and control information may be passed. Such an instrument system can be programmed to perform complex sequences of data acquisition and equipment control. Since the advent of cheap microprocessors, many instruments equipped with IEEE-488 interfaces have become available, covering a very broad range of functions and performance levels. In its original form, the standard described only the means by which messages could be exchanged via the interface; the format of these messages, for example the actual character string used to represent the numeric value of a reading, was at the discretion of the instrument designer. So, two instruments might be IEEE-488 compatible in the sense that they could exchange individual characters as defined in the standard, and yet be unable to decode each other's numeric formats. The original standard has therefore been expanded; IEEE-488 now refers collectively to IEEE-488.1, the original low-level specification, and to IEEE-488.2, which defines much more closely the formats and sequences of messages passed between the instruments in a system.

The standard has been adopted and supported by many manufacturers, whose implementations have been identified by proprietary names too numerous to list. Probably the most common name for the interconnection system defined by the standard is General Purpose Interface BUS, often abbreviated to GPIB as in this document.

It is assumed that users of the IMS B421 already have some familiarity with the IEEE-488 standard, and in any case it is beyond the scope of this document to provide a description of its workings. IMS B421 users who do not already have access to copies of the IEEE-488 standard documents are strongly recommended to obtain them; useful information on this appears below. IMS B421 users seeking an introduction to the standard are encouraged to obtain a copy of the Tutorial Introduction to the HPIB.


3. 'Tutorial Description of the Hewlett-Packard Interface Bus'.

For availability consult your nearest Hewlett-Packard sales office.

32.1.2 Companion software package IMS F001

This software provides a convenient means of access to the facilities of the TRAM via library calls, so that the user need not be concerned with low-level hardware details. The product is intended to perform all commonly required GPIB handling, to minimise the software effort required of the user.

Note that the software is not resident on the board in any permanent sense; no executable code is held in non-volatile storage on the IMS B421 as supplied. When the TRAM is powered up, the onboard transputer enters the boot-from-link condition, meaning that it expects bootstrap code to be supplied via one of its
four serial links. Until it has loaded suitable code, the IMS B421 cannot respond to, or originate, any GPIB activity, nor can it perform any processing tasks.

The IMS F001 software communicates via an input channel and an output channel. This allows the user two different approaches to IMS B421 software implementation.

Firstly, the channels may be directly mapped to one of the four pairs of hardware serial links in the onboard transputer, with the combination of the IMS F001 and IMS B421 treated as a 'black box' add-on to a transputer network. In this case, IMS F001 is the only software running on the IMS B421's onboard transputer.

Secondly, the channels may be implemented as soft links between IMS F001 and a user program running concurrently on the onboard transputer. This approach allows the IMS B421 to perform some front-end processing such as buffering, or even to provide the entire processing resource. A later section provides hardware information which will be of use to programmers who intend to produce such concurrent programs.

32.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
<th>Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>System Services</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vcc, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3,14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td><strong>Links</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LinkIn0-3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13,5,2,16</td>
</tr>
<tr>
<td>LinkOut0-3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12,4,1,15</td>
</tr>
<tr>
<td>LinkspeedA,B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6,7</td>
</tr>
<tr>
<td><strong>Subsystem Services</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SubsystemReset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubsystemAnalyse</td>
<td>out</td>
<td>Subsystem error analysis</td>
<td>1c</td>
</tr>
<tr>
<td>SubsystemnotError</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 32.1 IMS B421 Pin designations

Notes:
1. Signal names are prefixed by not if they are active low; otherwise they are active high.
2. Details of the physical pin locations can be found in figure 32.6.

32.2.1 Standard TRAM signals

**LinkOut0-3** Transputer link output signals. These outputs are intended to drive into transmission lines with a characteristic impedance of 100Ω. They can be connected directly to the LinkIn pins of other transputers or TRAMs.

**LinkIn0-3** Transputer link input signals. These are the link inputs of the transputer on the IMS B407. Each input has a 10kΩ resistor to GND to establish the idle state, and a diode to VCC as protection against ESD. They can be connected directly to the LinkOut pins of other transputers or TRAMs.

**LinkSpeedA, LinkSpeedB** These select the speeds of Link0 and Link1,2,3 respectively. Table 32.2 shows the possible combinations.
<table>
<thead>
<tr>
<th>LinkSpeedA</th>
<th>LinkSpeedB</th>
<th>Link0</th>
<th>Link1,2,3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>10 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>20 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>20 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
</tbody>
</table>

Table 32.2 Link speed selection

**ClockIn** A 5MHz input clock for the transputer. The transputer synthesises its own high frequency clocks. **ClockIn** should have a stability over time and temperature of 200ppm. **ClockIn** edges should be monotonic within the range 0.8V to 2.0V with a rise/fall time of less than 8ns.

**Reset** Resets the transputer, and other circuitry. **Reset** should be asserted for a minimum of 100ms. After **Reset** is deasserted a further 100ms should elapse before communication is attempted on any link. After this time, the transputer on this TRAM is ready to accept a boot packet on any of its links.

**Analyze** is used, in conjunction with **Reset**, to stop the transputer. It allows internal state to be examined so that the cause of an error may be determined. **Reset** and **Analyze** are used as shown in figure 32.2. A processor in analyze mode can be interrogated on any of its links.

![Figure 32.1 Reset timing](image)

**notError** An open collector output which is pulled low when the transputer asserts its Error pin. **notError** should be pulled high by a 10kΩ resistor to VCC. Up to 10 **notError** signals can be wired together. The combined error signal will be low when any of the contributing signals is low.

![Figure 32.2 Analyze timing](image)

### 32.2.2 Subsystem signals

The IMS B421 has a subsystem port in addition to the usual TRAM signals. This enables the TRAM to reset or analyse a subsystem of other TRAMs and/or motherboards. The polarity of these signals is the same as that of the **Reset**, **Analyze** and **notError** standard TRAM signals. Therefore, the IMS B421 subsystem can drive other TRAMs on the same motherboard with no intermediate logic. However, **SubsystemReset** and **SubsystemAnalyze** must go through inverting buffers if they are to drive a subsystem off the motherboard.

These subsystem signals are accessed by writing or reading to control registers in the transputer memory space. See section 32.6.1.
32.3 Hardware features

This section gives a general description of the facilities provided on the IMS B421. All users are recommended to read it, to gain familiarity with the product.

32.3.1 Onboard transputer system

The IMS B421 TRAM has an IMS T222-20 transputer with 4K bytes of fast internal RAM. This is supplemented by 48K bytes of external static RAM, which runs without wait states. The TRAM is thus provided with considerable processing power in comparison with many existing IEEE-488 interface products, allowing it to provide a compact solution in embedded applications which might otherwise require separate interface and processing modules.

32.3.2 IEEE-488 Interface

This is provided by a Texas Instruments TMS9914A GPIB controller, in conjunction with SN751608 and SN75162A buffers. These devices allow the IMS B421 to act as a System Controller, non-system Controller, Talker or Listener, and ensure full electrical compliance with the IEEE-488 standard. Note that the initial release of IMS F001 only supports operation of the IMS B421 as System controller or as a Talker/Listener.

32.3.3 Electrically Eraseable Read Only Memory (EEROM)

The IMS B421 TRAM contains an EEROM device of 8K byte capacity. This is provided essentially to assist in implementing the requirements of IEEE-488.2, which calls for compliant devices to accept, retain and return various identifying information upon demand. The content of these messages cannot be determined in advance by INMOS, so the EEROM is provided as a non-volatile means of retaining the necessary character strings, which may be conveniently stored in the device by IMS F001 commands. The device capacity is more than enough to store the information required for compliance with the standard, so the remainder may be allocated to any purpose defined by the user, and is easily accessed via additional IMS F001 commands.

32.3.4 Power-up/Power-fail detection

IEEE-488.2 defines a standard format in which a compliant device must be able to report its status, including an indication as to whether it is reporting status for the first time since being powered up. The IMS B421 hardware supports this by means of a supply voltage monitor, which (via the IMS F001 software) causes the appropriate bit of the status information to be set at power up. The bit is cleared immediately after being read, so that subsequent status reports show no power-up indication as long as the power supply remains within specified limits.

The hardware is also configured to reset the IMS B421’s onboard transputer and any attached subsystem whenever the supply voltage rises above the specified minimum, to ensure predictable system behaviour following power-up or power failure.

32.3.5 Jumpers

Various characteristics of IMS B421/F001 operation are user-selectable. The selection is indicated via the pairs of pins on the top of the TRAM, by the presence or absence of the jumper connectors.

The jumper pins are not wired directly to the hardware functions to which they relate, but are read by software and relayed to hardware as required. This arrangement gives the software ultimate control over the relevant operating characteristics, so a configuration read from the jumpers may be modified in response to subsequent commands. For example, the GPIB address to which the IMS B421 responds may be altered by software command; it is not necessary to gain access to the jumper area of the TRAM and alter the jumpers’ physical settings.

Section 32.5 gives details of the option selection jumpers.
32.4 Connector pin assignments

![Diagram showing the layout of pins and jumpers for IMS B421 TRAMs.]

**Figure 32.3** Location of pins and jumpers

### 32.4.1 IEEE-488 connector J1

The IMS B421 IEEE-488 interface is brought out via a standard 26 way pin header, J1. This has two rows of 13 pins on 0.1 inch pitch.

The mating IDC sockets and appropriate flat ribbon cable are widely available at low cost. Connectors which are mechanically compatible with IEEE-488 equipment are also available in IDC versions for use with the same type of ribbon cable.

Therefore, the simplest connection between a IMS B421 and a GPIB system is simply a length of ribbon cable with a 26-way dual-row 0.1 in. IDC socket at one end, and an IEEE-488 compatible IDC connector at the other. It is stressed that such a connection minimises performance as well as cost, so cable length must be kept as short as possible. It is only suitable for uses such as bringing out the IMS B421 interface to a panel-mounted connector, or making a temporary connection to a system during development.

Viewed from the component side of the IMS B421, i.e. looking at the contact pins of J1, the contact numbering is as below. Pin number 1 is identified by a small yellow dot, in the relative position indicated by the asterisk.

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>23</td>
</tr>
<tr>
<td>5</td>
<td>25</td>
</tr>
<tr>
<td>7</td>
<td>26</td>
</tr>
</tbody>
</table>

*
<table>
<thead>
<tr>
<th>IMS B421 J1 Pin</th>
<th>IEEE-488 signal name</th>
<th>IEEE-488 compatible connector pin number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DIO1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>DIO5</td>
<td>13</td>
</tr>
<tr>
<td>3</td>
<td>DIO2</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>DIO6</td>
<td>14</td>
</tr>
<tr>
<td>5</td>
<td>DIO3</td>
<td>3</td>
</tr>
<tr>
<td>6</td>
<td>DIO7</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>DIO4</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>DIO8</td>
<td>16</td>
</tr>
<tr>
<td>9</td>
<td>EOI</td>
<td>5</td>
</tr>
<tr>
<td>10</td>
<td>REN</td>
<td>17</td>
</tr>
<tr>
<td>11</td>
<td>DAV</td>
<td>6</td>
</tr>
<tr>
<td>12</td>
<td>Gnd</td>
<td>18</td>
</tr>
<tr>
<td>13</td>
<td>NRFD</td>
<td>7</td>
</tr>
<tr>
<td>14</td>
<td>Gnd</td>
<td>19</td>
</tr>
<tr>
<td>15</td>
<td>NDAC</td>
<td>8</td>
</tr>
<tr>
<td>16</td>
<td>Gnd</td>
<td>20</td>
</tr>
<tr>
<td>17</td>
<td>IFC</td>
<td>9</td>
</tr>
<tr>
<td>18</td>
<td>Gnd</td>
<td>21</td>
</tr>
<tr>
<td>19</td>
<td>SRQ</td>
<td>10</td>
</tr>
<tr>
<td>20</td>
<td>Gnd</td>
<td>22</td>
</tr>
<tr>
<td>21</td>
<td>ATN</td>
<td>11</td>
</tr>
<tr>
<td>22</td>
<td>Gnd</td>
<td>23</td>
</tr>
<tr>
<td>23</td>
<td>Gnd</td>
<td>12</td>
</tr>
<tr>
<td>24</td>
<td>Gnd</td>
<td>24</td>
</tr>
<tr>
<td>25</td>
<td>Gnd (Note 1)</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>26</td>
<td>Gnd (Note 1)</td>
<td>(Note 1)</td>
</tr>
</tbody>
</table>

**Table 32.3 J1 signal assignment**

**Notes:**

1. The IEEE-488 standard defines only 24 signal and return conductors; pins 25 and 26 on the IMS B421 26-way connector are not used.

2. In the IEEE-488.1 standard, clause 23.3.1 calls for the use of shielded cable. This shield should be connected to a suitable point on the equipment enclosure in which the IMS B421 is installed, rather than to the IMS B421 itself.

3. **IMPORTANT:** The correspondence between contact numbers for the 26-way header and the IEEE-488 compatible connector is NOT one-to-one. In other words, a correctly assembled cable will generally NOT connect pin number N on the 26-way header to pin number N on the IEEE-488 compatible connector. This is because the IEEE-488 compatible connector contacts are numbered in a different pattern, which does not preserve the direct relationship of cable conductor number to contact number. The correct correspondence is shown in the column at the right of table 32.3.
32.4.2 Auxiliary connector J2

The IMS B421 also carries a smaller connector, J2, with four pins arranged in a single row on 0.1 inch pitch. Pin 1 of J2 is marked with a small yellow dot; pin numbering proceeds along the row of contacts.

Connection to J2 may be made with an IDC connector and ribbon cable, as described for J1 above; the termination at the far end of the cable is at the user's discretion.

<table>
<thead>
<tr>
<th>IMS B421 J2 Pin</th>
<th>Signal name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IEEE-488 SRQ line status</td>
</tr>
<tr>
<td>2</td>
<td>IEEE-488 IFC line status</td>
</tr>
<tr>
<td>3</td>
<td>IEEE-488 REN line status</td>
</tr>
<tr>
<td>4</td>
<td>TRIG</td>
</tr>
</tbody>
</table>

Table 32.4 J2 signal assignment

The status of the three IEEE-488 lines is provided so that hardware in which the IMS B421 is embedded may directly observe Service Request messages, Interface Clear messages, and Remote/Local status. Note that the J2 pins have the same logic polarity as the IEEE-488 lines, i.e. TTL logic 0 level indicates TRUE. The TRIG signal is produced by the IMS B421 when it receives a Group Execute Trigger message. The pin goes to TTL logic 1 level to indicate this event, and may be used to trigger other embedded functions such as some form of data acquisition hardware.

32.5 Option selection jumpers

This section should be read before attempting to install the IMS B421 in any system, to avoid the possibility of incorrect setup.

The jumper links allow the user to configure various aspects of IMS B421/F001 operation, as detailed in the following subsections. See figure 32.3; jumpers for the location of the jumpers on the TRAM.

IMPORTANT: the configuration set up on the jumpers has no effect on TRAM operation until and unless the user issues commands which cause the IMS F001 software to read and adopt it. This applies to all nine jumpers.

32.5.1 Bus address jumpers, JP1 to JP5

The intended address value is indicated as a binary number on these jumpers. The encoding considers bit significance to begin at JP1 and increase in numeric sequence to JP5; presence of a jumper forces a bit's contribution to zero, whereas absence allows it to contribute its weighted value. For example, address 2110 is encoded as follows:

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Status</th>
<th>Bit Significance</th>
<th>Contribution</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>Absent</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>JP2</td>
<td>Present</td>
<td>2</td>
<td>(none)</td>
</tr>
<tr>
<td>JP3</td>
<td>Absent</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>JP4</td>
<td>Present</td>
<td>8</td>
<td>(none)</td>
</tr>
<tr>
<td>JP5</td>
<td>Absent</td>
<td>16</td>
<td>16</td>
</tr>
</tbody>
</table>

Address = 16 + 4 + 1 = 21

IMPORTANT: Although the value 3110 could be encoded by leaving all five jumpers JP1 to 5 absent, this is not a valid address in the IEEE-488 standard. Therefore, the IMS F001 software will give an error indication if the user attempts to read the jumpers with this address value set up.
32.5.2 Device capability jumpers, JP6 and 7

The IEEE-488 capability of the device may be selected via these jumpers according to the following table. (Refer to the standard for an explanation of the selections available).

<table>
<thead>
<tr>
<th>JP7</th>
<th>JP6</th>
<th>Capability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Present</td>
<td>Present</td>
<td>Device, talk &amp; listen</td>
</tr>
<tr>
<td>Present</td>
<td>Absent</td>
<td>Device, talk only</td>
</tr>
<tr>
<td>Absent</td>
<td>Present</td>
<td>Device, listen only</td>
</tr>
<tr>
<td>Absent</td>
<td>Absent</td>
<td>Controller, talk &amp; listen</td>
</tr>
</tbody>
</table>

**IMPORTANT:** Operation of the IMS B421 as System Controller is also possible. This selection can only be made via software; refer to the IMS F001 documentation for further details.

32.5.3 Bus drive selection jumper, JP8

When this jumper is present the IMS F001 software will configure the IMS B421 for open-collector drive of IEEE-488 data signals. When the jumper is absent, tri-state drive is selected.

**IMPORTANT:** Note that tri-state drive MUST be used for high-performance applications; refer to clause 31 in the IEEE-488.1 standard for more details on data rate considerations. By contrast, open-collector drive MUST be used if the system is to make use of parallel-polling commands; it should be noted that the initial release of IMS F001 does not include support for parallel-polling.

32.5.4 Data protect jumper, JP9

The IMS F001 software takes the presence of this jumper to indicate that EEROM contents are NOT protected; IMS F001 commands which involve modification of EEROM contents will be accepted and obeyed. Conversely, absence of this jumper is taken to mean that EEROM contents should not be altered. Any IMS F001 command which seeks to perform such an alteration will be rejected; refer to the IMS F001 documentation for more detail.

**IMPORTANT:** The absence of this jumper does NOT prevent access to the EEROM at hardware level. Protection is only implemented within the IMS F001 software with respect to its own commands, and will not intercept attempts by user code to perform direct writes to addresses within EEROM. The user is in any case strongly recommended to perform all EEROM access via IMS F001 commands, since EEROM writes must be performed subject to various operational constraints imposed by the device technology.
32.6 Hardware Information for programmers

This section provides essential information for programmers who intend to produce their own code to run on the IMS B421 hardware concurrently with the IMS F001 software. It is strongly recommended that any access to IMS B421 hardware functions required by user code be performed via the IMS F001 software. Direct access to the hardware facilities of the TRAM should only be attempted by experienced programmers; detailed descriptions of the operation of onboard devices are beyond the scope of this document, and should be sought in the relevant device manufacturer’s data.

32.6.1 Memory configuration

Figure 32.4 shows a memory map for the system.

Internal RAM may be accessed in a single processor cycle, whereas external RAM requires two cycles. Where optimum performance is needed, the programmer should seek to compile code to internal RAM.

Subsystem register locations

The subsystem registers are not implemented in the standard way on the IMS B421, but are part of the I/O ports. Details are given in the sections 32.6.2 and 32.6.3

![Memory Map Diagram]

Figure 32.4 Memory map
32.6.2 Input port assignments

The I/O ports allow the reading of status on 16 input lines as one word, appearing at hardware address #5000. The address decoding is such that the same word may also be read at hardware addresses #5002, #5004, etc. up to and including #57FE. The usage of the input bits, beginning with the least significant, is as follows:

<table>
<thead>
<tr>
<th>Input Bit</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read back System Controller signal, sent from output port to TMS9914A controller. Bit read as one indicates that TMS9914A is to act as System Controller.</td>
</tr>
<tr>
<td>1</td>
<td>Read back Drive Type signal, sent from output port to GPIB buffers. Bit read as zero indicates that open collector drive is selected; bit read as one indicates tri-state drive.</td>
</tr>
<tr>
<td>2</td>
<td>Read back Subsystem Analyse signal, sent from output port. Bit reads non-inverted logic level of control line.</td>
</tr>
<tr>
<td>3</td>
<td>Read back Subsystem Reset signal, sent from output port. Bit reads non-inverted logic level of control line.</td>
</tr>
<tr>
<td>4</td>
<td>Controller in charge signal from TMS9914A. Bit read as zero indicates that the TMS9914A currently controls GPIB.</td>
</tr>
<tr>
<td>5</td>
<td>JP9 — data protect function. Bit read as one enables IMS F001 EEROM protection.</td>
</tr>
<tr>
<td>6</td>
<td>Latched power-on reset signal. Used in GPIB status reporting; bit reads one if last reset was caused by power-on.</td>
</tr>
<tr>
<td>7</td>
<td>Subsystem not Error signal from subsystem port. Bit read as zero indicates that an error is signalled.</td>
</tr>
<tr>
<td>8</td>
<td>JP1 — bit 1 (LSB) of GPIB primary address, GPIB_A1. (Bit read as zero means jumper is present)</td>
</tr>
<tr>
<td>9</td>
<td>JP2 — bit 2 of GPIB primary address, GPIB_A2.</td>
</tr>
<tr>
<td>10</td>
<td>JP3 — bit 3 of GPIB primary address, GPIB_A3.</td>
</tr>
<tr>
<td>11</td>
<td>JP4 — bit 4 of GPIB primary address, GPIB_A4.</td>
</tr>
<tr>
<td>12</td>
<td>JP5 — bit 5 (MSB) of GPIB primary address, GPIB_A5.</td>
</tr>
<tr>
<td>13</td>
<td>JP6 — device capability — see bit 14 and summary immediately below.</td>
</tr>
<tr>
<td>14</td>
<td>JP7 — device capability — see bit 13 and summary immediately below.</td>
</tr>
<tr>
<td>15</td>
<td>JP8 — GPIB drive selection. Bit read as one requests tristate; bit read as zero requests open-collector.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Capability</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Device, talk and listen</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Device, talk only</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Device, listen only</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Controller, talk and listen</td>
</tr>
</tbody>
</table>
32.6.3 Output port assignments

The I/O ports allow writing of 8 output bits as one byte, at hardware address #5000. The address decoding is such that the same byte be read at hardware addresses #5001, #5002, etc. The usage of the individual bits, beginning with the least significant, is as follows:

<table>
<thead>
<tr>
<th>Output Bit</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>System Control. When set to one, allows the IMS B421 to control the GPIB lines REN and IFC, i.e. to be system controller.</td>
</tr>
<tr>
<td>1</td>
<td>Drive selection. When set to zero, the GPIB drivers are open-collector; when set to one, they are tri-state.</td>
</tr>
<tr>
<td>2</td>
<td>Subsystem Analyse. Value written appears as non-inverted control line logic level.</td>
</tr>
<tr>
<td>3</td>
<td>Subsystem Reset. Value written appears as non-inverted control line logic level.</td>
</tr>
<tr>
<td>4</td>
<td>Any value may be written — has no function.</td>
</tr>
<tr>
<td>5</td>
<td>Any value may be written — has no function.</td>
</tr>
<tr>
<td>6</td>
<td>Any value may be written — has no function.</td>
</tr>
<tr>
<td>7</td>
<td>Any value may be written — has no function.</td>
</tr>
</tbody>
</table>

32.6.4 GPIB control register addresses

<table>
<thead>
<tr>
<th>Hardware address</th>
<th>Read</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>#5800</td>
<td>Interrupt Status Register 0.</td>
<td>Interrupt Mask Register 0.</td>
</tr>
<tr>
<td>#5802</td>
<td>Interrupt Status Register 1.</td>
<td>Interrupt Mask Register 1.</td>
</tr>
<tr>
<td>#5804</td>
<td>Address Status Register.</td>
<td>Not used.</td>
</tr>
<tr>
<td>#5806</td>
<td>Bus Status Register.</td>
<td>Auxiliary Command Register.</td>
</tr>
<tr>
<td>#5808</td>
<td>Not used.</td>
<td>Address Register.</td>
</tr>
<tr>
<td>#580A</td>
<td>Not used.</td>
<td>Serial Poll Register.</td>
</tr>
<tr>
<td>#580C</td>
<td>Command Pass Through Register.</td>
<td>Parallel Poll Register.</td>
</tr>
<tr>
<td>#580E</td>
<td>Data In Register.</td>
<td>Data Out Register.</td>
</tr>
</tbody>
</table>

Table 32.5 GPIB control registers

The GPIB controller has an eight bit wide data bus, but for technical reasons has to be mapped as if it were a sixteen bit wide device. This means that if a word (i.e. 16 bit wide) transfer operation is performed, the value in the eight more significant bits of the word is ignored by the controller in a write, and returns no information to the transputer after a read.

The GPIB controller address decoding is such that the register set reappears repeatedly throughout the range shown in the memory map in successive blocks of sixteen bytes.
32.6.5 Wait states

The transputer is in general capable of much faster data bus cycles than the I/O devices on the IMS B421. Therefore, the supporting logic inserts wait states into cycles involving these devices as appropriate. Programmers requiring accurate knowledge of execution times are referred to the following table:

<table>
<thead>
<tr>
<th>Hardware address</th>
<th>OCCAM address</th>
<th>Device</th>
<th>Waits</th>
<th>Proc. Clock Cycles (Note 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>#9000 to 4FFF</td>
<td>#0800 to 67FE</td>
<td>Ext. RAM</td>
<td>0</td>
<td>2 (word)</td>
</tr>
<tr>
<td>#5000 to 57FF</td>
<td>#6800 to 6BFE</td>
<td>I/O ports</td>
<td>0</td>
<td>2 (word)</td>
</tr>
<tr>
<td>#5800 to 5FFF</td>
<td>#6C00 to 6FFE</td>
<td>GPIBC</td>
<td>3 Read</td>
<td>5 (byte)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2 Write</td>
<td>4 (byte) (Note 2)</td>
</tr>
<tr>
<td>#6000 to 7FFF</td>
<td>#7000 to 7FFE</td>
<td>EEROM</td>
<td>5</td>
<td>7 (byte) (Note 3)</td>
</tr>
</tbody>
</table>

Notes:

1. Each processor clock lasts 50 nsec. (Clock frequency is 20 MHz.)

2. Although the GPIB controller is addressed as a word wide device, it can only make use of the less significant byte of the data bus. It is impossible for the device to transfer data bytes in pairs, even if the transputer is programmed to perform 16-bit operations; the more significant byte of each such transfer cannot convey useful information. Consequently, each byte to be transferred will require the number of clock cycles indicated in the table regardless of the transfer operand size.

3. Although it is permissible to program the transputer for 16-bit operations with the EEROM, the IMS B421 control logic will transparently break these down into two 8-bit transfers, each requiring 7 clock cycles.

32.6.6 Internal and external reset pulse generation

The internal power-on reset signal is produced by a TL7705 supply voltage monitor. This is configured to produce a pulse of at least 10 ms. width whenever the power rail drops below 4.5V (±0.05V). The device is included both to provide the power-on status information incorporated in the IEEE-488 status reporting model, and to ensure orderly behaviour of the TRAM and any attached subsystems upon application of power.

Note that an external reset pulse applied to the IMS B421 is not modified by the presence of the TL7705, i.e. neither its leading nor trailing edges are delayed at all, at the T222 or at the subsystem pins. The TRAM reset pin and the supply voltage monitor chip are entirely independent sources of resets to the transputer and subsystem.

When the IMS B421 is reset, either by an external pulse or by detection of a rising edge on the power rail, the reset pulse is propagated to the subsystem pins.

32.6.7 EEROM programming

EEROM programming must always observe certain timing constraints, and to achieve maximum speed a particular algorithm must be used. This algorithm is implemented in the IMS F001 software so that the user need not be concerned with its details. The use of the IMS F001 EEROM access commands will ensure that all EEROM operations are performed at the highest speed attainable by the hardware. A full description of the programming process at hardware level is beyond the scope of this document.

IMPORTANT: The programmer must exercise CAUTION with respect to the EEROM. The device technology imposes a limit on the number of write cycles which a memory cell may endure; when the cell's limit is exceeded, it will no longer accept and retain the data written. The EEROM devices fitted to the IMS B421 are characterised by their manufacturers to perform correctly after 10,000 write cycles per cell, at a mini-
This figure is an estimate derived from device reliability statistics, and in practice a particular cell may continue to operate correctly for many more than 10,000 write cycles. However, to maintain confidence that the device will retain the desired data, the application should constrain the number of writes to any EEROM location well within the 10,000 cycle limit, over the anticipated maintenance interval of the equipment. As an additional caution, note that inadequately tested user code might unintentionally perform a large number of EEROM writes in a very short time, exceeding the write cycle endurance of some or all cells. The user should take all reasonable steps to avoid this possibility when developing new IMS B421 code.

32.7 Mechanical details

Figure 32.5 indicates the vertical dimensions of a single IMS B421 and figure 32.6 shows the outline drawing of the IMS B421.
Figure 32.6  IMS B421 PCB profile drawing and pinout

Note: all dimensions are in inches and measured from the datum line
32.8 Installation

Since the IMS B421 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B421 is supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help to protect the TRAM pins during transit. Secondly, they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

If the subsystem signals are required, plug a 3-way header strip into the solder-side sockets (aside pins 1-3) on the IMS B421.

Plug the IMS B421 into the motherboard. Where the IMS B421 is being used with an INMOS motherboard, the silk screened triangle marking pin 1 on the IMS B421 (see figure 32.6) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS B421, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B421 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.
32.9 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B421</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T222-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>48 KBytes</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Memory Wait States</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>100 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>IEEE-488 Interface</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM Size)</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 Inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 Inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>4.35 Inch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2 mm</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7 mm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>77 g</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 Volt</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Power consumption</td>
<td>7 W</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 32.6 IMS B421 specification

Notes:

1. EEROM and I/O device cycles include more waitstates; see programmer's information for details.

2. This dimension includes the thickness of the PCB.

3. The figure quoted refers to the ambient air temperature.

4. The power consumption is the worst case value obtained when a sample of IMS B421 TRAMs was tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25V.

32.10 Ordering information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B421 GPIB TRAM with T222-20</td>
<td>IMS B421-10</td>
</tr>
<tr>
<td>IMS F001 GPIB library software</td>
<td>IMS F001A-1</td>
</tr>
</tbody>
</table>

Table 32.7 Ordering information

*Includes IMS F001A-1 GPIB library software
FEATURES
- IMS T222-20 transputer
- 64 Kbytes of two-cycle memory
- SCSI bus interface (single ended drivers)
- Sustained SCSI transfer rates up to 1.5MBytes/s
- Target and Initiator modes
- On-board, user removable SCSI bus terminators
- Subsystem port
- Size 2 TRAM
- Designed to a published specification *(IMOS Technical Note 29)*
- Supplied with comprehensive board support software (IMS F002)
- Software supports multi-threaded I/O

GENERAL DESCRIPTION
The SCSI TRAM acts as an interface between an INMOS link and the SCSI bus as defined in the ANSI X3.131-1986 standard. It allows transputer systems to connect to winchester disks, optical disks, and other peripherals via the SCSI bus. The SCSI TRAM consists of an IMS T222 16 bit transputer with 64 Kbytes of SRAM for program and data buffers. An intelligent interface device is used to implement the connection to the SCSI bus which allows common sequences to proceed without intervention from the IMS T222. Target and initiator modes are supported allowing use in hosts or peripherals. On board removable SCSI bus terminators are provided. A standard subsystem port is implemented on the TRAM.
33.1 IMS B422 SCSI TRAM engineering data

33.1.1 Transputer Modules (TRAMs)
The IMS B422 is one of a range of INMOS TRAnputer Modules (TRAMs) and incorporates an IMS T222–20 transputer, 64 Kbytes of static RAM, and an interface to the SCSI bus. TRAMs are subassemblies of transputers, memory and peripheral devices. They interface to each other via INMOS links, have a standard pinout, and come in a range of standard sizes. TRAMs allow powerful, flexible, transputer based systems to be produced with the minimum of design effort. The standard TRAM interface signals are described below.

33.1.2 Pin descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/out</th>
<th>Function</th>
<th>Pin no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, GND</td>
<td></td>
<td>Power supply and return</td>
<td>3, 14</td>
</tr>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5MHz clock signal</td>
<td>8</td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>Transputer reset</td>
<td>10</td>
</tr>
<tr>
<td>Analyse</td>
<td>in</td>
<td>Transputer error analysis</td>
<td>9</td>
</tr>
<tr>
<td>notError</td>
<td>out</td>
<td>Transputer error indicator (inverted)</td>
<td>11</td>
</tr>
<tr>
<td>Linkln0–3</td>
<td>in</td>
<td>INMOS serial link inputs to transputer</td>
<td>13, 5, 2, 16</td>
</tr>
<tr>
<td>LinkOut0–3</td>
<td>out</td>
<td>INMOS serial link outputs from transputer</td>
<td>12, 4, 1, 15</td>
</tr>
<tr>
<td>LinkspeedA, B</td>
<td>in</td>
<td>Transputer link speed selection</td>
<td>6, 7</td>
</tr>
<tr>
<td>SubSystemReset</td>
<td>out</td>
<td>Subsystem reset</td>
<td>1b</td>
</tr>
<tr>
<td>SubSystemAnalyse</td>
<td>out</td>
<td>Subsystem analyse</td>
<td>1c</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>in</td>
<td>Subsystem error indicator</td>
<td>1a</td>
</tr>
</tbody>
</table>

Table 33.1 IMS B422 Pin designations

Notes

1. Signal names are prefixed by not if they are active low; otherwise they are active high.
2. Details of the physical pin locations can be found in figure 33.6.

ClockIn
A 5MHz input clock for the transputer. The transputer synthesises its own high frequency clocks. ClockIn should have a stability over time and temperature of 200ppm. ClockIn edges should be monotonic within the range 0.8V to 2.0V with a rise/fall time of less than 8ns.

LinkOut0–3
Transputer link output signals. These outputs are intended to drive into transmission lines with a characteristic impedance of 100Ω. They can be connected directly to the Linkln pins of other transputers or TRAMs.

1. Further details of the TRAM/motherboard philosophy and the full electrical and mechanical specification of TRAMs can be found in INMOS Technical Note 29: Dual-In-Line Transputer Modules (TRAMs) and INMOS Technical Note 49: Module Motherboard Architecture. The Transputer Reference Manual may also be of use. These are available as separate publications from INMOS.
LinkIn0–3
Transputer link input signals. These are the link inputs of the transputer on the IMS B422. Each input has a 10kΩ resistor to GND to establish the idle state, and a diode to VCC as protection against ESD. They can be connected directly to the LinkOut pins of other transputers or TRAMs.

LinkSpeedA, LinkSpeedB
These select the speeds of Link0 and Link1,2,3 respectively. Table 33.2 shows the possible combinations.

<table>
<thead>
<tr>
<th>LinkSpeedA</th>
<th>LinkSpeedB</th>
<th>Link0</th>
<th>Link1,2,3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>10 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>20 Mbits/s</td>
<td>10 Mbits/s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>20 Mbits/s</td>
<td>20 Mbits/s</td>
</tr>
</tbody>
</table>

Table 33.2 Link speed selection

Reset
Resets the transputer, and other circuitry. Reset should be asserted for a minimum of 100ms. After Reset is deasserted a further 100ms should elapse before communication is attempted on any link. After this time, the transputer on this TRAM is ready to accept a boot packet on any of its links.

Analyze
This is used, in conjunction with Reset, to stop the transputer. It allows internal state to be examined so that the cause of an error may be determined. Reset and Analyse are used as shown in figure 33.2. A processor in analyse mode can be interrogated on any of its links.

notError
An open collector output which is pulled low when the transputer asserts its Error pin. notError should be pulled high by a 10kΩ resistor to VCC. Up to 10 notError signals can be wired together. The combined error signal will be low when any of the contributing signals is low.
33.1.3 **A Brief Description of the Small Computer System Interface.**

The Small Computer System Interface (SCSI), as described in reference documents 1 and 2, is a local I/O bus that can be operated at data rates up to 4 megabytes per second depending upon circuit implementation choices. The primary objective of the interface is to provide host computers with device independence within a class of devices. Thus different disk drives, tape drives, printers, and communication devices can be added to the host computer(s) without requiring modifications to generic system hardware or software.

Transfer of data across the bus is started by an *initiator* selecting a SCSI device and sending a command to it. The selected SCSI device is referred to as a *target*. From this point on the target controls transfers on the bus to transfer the data requested by the command. A message passing system is used between the initiator and the target to control the interface. Provision is made for the addition of nongeneric features and functions through vendor unique fields and codes.

Communication on the SCSI bus is allowed between only two SCSI devices at any given time. There is a maximum limit of eight SCSI devices on a SCSI bus.

33.1.4 **SCSI Capabilities**

The IMS B422 allows transputer based systems to communicate with up to seven SCSI devices on a single bus, providing these systems with a way of interfacing to a large range of peripherals. This range includes disk drives, both magnetic and optical, tape drives, printers, CD-ROM, scanners, communication devices, and other computer systems. Data transfer rates up to 1.5 Mbytes/s can be supported on the SCSI bus. Physically the IMS B422 implements a connection to a single ended driver type of SCSI bus. It connects to the bus by a 50 way header on one edge of the TRAM.

The IMS B422 in conjunction with the IMS F002 board support software has the following SCSI features.

- Single ended drivers
- Terminator power supplied to the cable
- Parity generated, detection of parity optional
- ‘Soft’ or ‘hard’ SCSI bus reset options
- Target or Initiator modes
- Synchronous data transfers supported
- Maximum REQ/ACK offset 15
- Minimum transfer period 200 ns
- Sustained data transfer rates up to 1.5 Mbytes/s
- Software supports multi-threaded I/O
- Requests from multiple transputers can be serviced
- Data can be transferred over multiple links to increase the data rate to/from the SCSI TRAM.
- Directly supports the issuing of commands of the Common Command Set (CCS) through procedural interfaces.

33.1.5 **Connecting the IMS B422 to a SCSI bus**

The SCSI bus is implemented as a cable containing 50 wires which connects together the SCSI devices on the bus in a daisy-chain arrangement. At the two ends of the cable the signal lines must be terminated.
either with termination resistors in a SCSI device, or with external terminators. The SCSI standard gives
details of the cable types and connectors that should be used to implement the bus.

The IMS B422 SCSI connector is a 50 way dual row shrouded header with a polarising slot, designed to
mate with a 50 thou pitch ribbon cable IDC socket. Use of polarised connectors is recommended.

In view of the mechanical characteristics of TRAMs and TRAM motherboards it is not recommended that
an unsupported SCSI bus cable is taken directly to the connector on the IMS B422. The recommended
method of connecting the SCSI bus to a system containing a IMS B422 is to plug the external cable into
a connector mounted on the case of the system, which is connected via a short cable to the IMS B422.

In the SCSI specification there are constraints placed on the geometry of the SCSI bus. To meet these
constraints with the IMS B422 requires some attention to be payed to the method of connecting the TRAM
to the SCSI bus.

There are two situations :

1. The IMS B422 is connected to the end of the bus.
2. The IMS B422 is connected to the middle of the bus.

In case 1 the bus can be plugged into a connector on the outside of the system containing the IMS B422
with the terminator resistor packs on the TRAM plugged in.

In case 2 the bus must be cabled from the outside of the system, to the IMS B422, and back to another
connector on the outside of the system. The terminator resistor packs must also be removed from the
IMS B422. The bus can not be just passed through the external connector as this would leave a stub length
of bus connected to the main bus. The SCSI standard specifies that no stubs are allowed to be greater
than 10 cm in length on a single ended SCSI bus cable, which such an arrangement would almost certainly
exceed.

This second arrangement of cabling allows for the situations in both case 1 and 2 if the terminator resistor
packs on the IMS B422 are removed and external terminators are used. This allows an end user to cable
a SCSI bus between a number of devices without having to access the SCSI TRAM.

Terminator power is supplied to the SCSI bus from the IMS B422 via a fuse and a diode. The diode prevents
power being drawn from the SCSI bus if another device on the bus if also providing terminator power at
a higher voltage. A fuse has been included to protect the IMS B422 and the power supply it is connected
to, in the event of the TERMPWR pin on P1 being shorted to ground.

Figure 33.7 shows the position and orientation of the SCSI bus connection, P1 on the IMS B422. The pinout
of P1 is shown in figure 7.

33.1.6 IMS B422 hardware

The design of the IMS B422 complies with the SCSI standard, reference 1. An intelligent SCSI interface
controller IC is used to implement the interface to the SCSI bus. This device handles the low level protocols
involved in accessing the bus and transferring information, relieving the IMS T222 of these time critical
tasks, speeding up data transfer, and ensuring compliance with the timings in the SCSI specification. The
IMS B422 can be operated in target or initiator modes allowing the TRAM to be used either in 'Hosts',
peripherals, or for host to host communication as defined in the SCSI-2 specification, reference 2.

A 16 byte data FIFO is built into the controller and the hardware allows data transfers to and from this FIFO to
be carried out using a block transfer mode, ensuring a fast data transfer rate between a SCSI device and
memory. Parity generation and checking by the controller can be enabled. The controller also supports
some of the features of SCSI-2, allowing the messages necessary for command queueing at the drive, and
group 2 commands, to be passed between the initiator and the target.

33.1.7 Memory map

The IMS T222 on the IMS B422 can access a 64K address range. The internal RAM of the IMS T222 is
mapped into the first 4 Kbytes of the address space with the remainder of the address space mapped to
59.75 Kbytes of external static RAM and the memory mapped I/O.
### Address Function

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>#8000 - #8FFF</td>
<td>Internal memory</td>
</tr>
<tr>
<td>#9000 - #7F00</td>
<td>External 2 cycle memory</td>
</tr>
<tr>
<td>#7F00 - #7F1F</td>
<td>SCSI controller registers byte wide on even bytes</td>
</tr>
<tr>
<td>#7F20 - #7F3F</td>
<td>SCSI controller registers byte wide on even bytes repeated</td>
</tr>
<tr>
<td>#7F40 - #7F5F</td>
<td>SCSI controller FIFO register word wide 8 times</td>
</tr>
<tr>
<td>#7F60 - #7F7F</td>
<td>SCSI controller FIFO register word wide 8 times repeated</td>
</tr>
<tr>
<td>#7F80 - #7F83</td>
<td>Subsystem port registers</td>
</tr>
<tr>
<td>#7F84 - #7FBF</td>
<td>Subsystem port registers repeated</td>
</tr>
<tr>
<td>#7FC0 - #7FC1</td>
<td>DRQ flag register</td>
</tr>
<tr>
<td>#7FC2 - #7FFF</td>
<td>DRQ flag register repeated</td>
</tr>
</tbody>
</table>

**Table 33.3 Memory map of the IMS B422**

Table 33.3 shows the address map of the IMS B422 (the '#' sign indicates a hexadecimal number). Addresses range from #8000 through #0000 to #7FFF. The internal RAM on the IMS T222 occupies the first 4Kbytes of address space. The memory mapped I/O occupies the top 256 bytes of memory. The internal RAM on the IMS T222 has a 50ns access cycle and the external SRAM has a 100ns access cycle. Note partial decoding is used for the memory mapped I/O address decoding resulting in the registers appearing at more than one address.

### 33.1.8 IMS F002 board support software

The IMS F002 SCSI support software package provides a low level interface between a user application and the IMS B422. The interface presented to the application program is intended to abstract hardware implementation details from the caller, thus minimising the impact of any future hardware upgrades.

### 33.1.9 Structure

IMS F002 consists of 4 major components:

1. IMS B422 device driver.
2. Initialisation interface.
3. Initiator mode interfaces (Host computer interface).
4. Target mode interfaces (Peripheral operation interface).

![Figure 33.3 Software Elements](image-url)
33.1.10 IMS B422 Device Driver.
The IMS B422 device driver resides on IMS B422 and is responsible for:

1. Providing the facilities of a Host Adaptor Device Driver for initiator mode interfaces.
2. Receiving SCSI requests presented by the SCSI bus and forwarding on the received requests to transputers connected to the 4 transputer links of IMS B422 when in target mode.
3. Performing diagnostics upon the hardware of the SCSI interface circuitry and data buffer areas used for SCSI bus data transfer on the IMS B422.

For the purpose of communicating to connected transputers, the IMS B422 device driver uses the channel protocols TO.SCSI (input channel) and FROM.SCSI (output channel). The use of these protocols permits SCSI configuration information, SCSI commands and associated data packets to be transferred across the same transputer link. Optionally, data throughput may be increased by specifying any one of the other unused transputer links of IMS B422 to be an additional data only link to be used in tandem with the currently accessed link. It is not necessary for the application to directly interface at link protocol level.

33.1.11 Initialisation Interface.
The Initialisation interface permits the user to define operating characteristics of the IMS B422. It also permits self test to be performed.

33.1.12 Initiator Mode Interface.
The Initiator mode interfaces provide transputer applications executing upon transputers connected to IMS B422 the ability to access SCSI peripherals via IMS B422.

A generic driver (Host Adaptor Device Driver Interface HADDIF), is provided that accepts SCSI Command sequences and appropriate data buffer areas. The supplied SCSI Command sequence is issued to the IMS B422 device driver for execution by the specified SCSI target device. HADDIF then provides the target device via IMS B422, the ability to access the supplied data areas on the connected transputer in order to provide the initiator requested service. Whilst HADDIF is executing, the CPU resources for SCSI I/O of HADDIF's transputer are kept to an absolute minimum, thereby giving maximum CPU resources to the user's application.
Specific support is provided for SCSI commands that are members of the Common Command Set. These SCSI commands can be found on the majority of Direct Access SCSI Winchester disk drives. For each member of the Common Command Set, two interfaces are provided.

The primary interface form accepts non byte packed parameters, transparently builds a byte packed SCSI command sequence and issues it to HADDIF for execution by a specified target device.

A secondary interface form also accepts non byte packed parameters and returns a built byte packed SCSI command sequence. No access is made to IMS B422 by this form of interface. The user must specifically make a call to HADDIF in order to execute the built SCSI command sequence.

Example of primary interface form:

(occam):

PROC SCSI.Read.10( CHAN OF TO.SCSI TO.SCSI.HA,
CHAN OF FROM.SCSI FROM.SCSI.HA,
VAL BYTE Target.Id,
VAL BYTE LUN,
VAL BYTE dps
VAL BYTE tpa
VAL BYTE reladr
VAL INT32 Logical.Block.Address,
VAL INT32 Number.of.Blocks,
VAL INT32 Block.Size,
VAL BYTE Control.Byte,
[]BYTE Rx.Data,
BYTE Msg.Lenght,
[]BYTE Message,
BYTE SCSI.Status,
INT16 Execution.Status)

(C):

int scsi_read_10( channel TO.SCSI.HA,
channel FROM.SCSI.HA,
char Target.Id,
char LUN,
char dps,
char tpa
char reladr,
int Logical.Block.Address,
int Number.of.Blocks,
int Block.Size,
char Control.Byte,
char Rx.Data[]
char Msg.Length,
char Message[]
char SCSI.Status)

A call to the above procedure will build and issue an SCSI Read10 command to the specified Target.Id and Logical Unit (LUN) via HADDIF, IMS B422 Device Driver and IMS B422 SCSI TRAM. Data read from the disk starting at Logical.Block.Address for Number.of.Blocks will be written into the supplied data area Rx.Data. The total number of bytes read from the disk will be Number.of.Blocks * Block.Size bytes.

If successful, an Execution.Status of SCSI.E.Good will be returned.
If Execution.Status is returned as SCSI.E.Bad.SCSI.Status, then the caller should inspect SCSI.Status, Msg.Length and Message, which are directly returned by the target peripheral device. It will probably be necessary to issue a Request.Sense command to the target peripheral device subsequently to this error condition, in order to ascertain the precise nature of the error condition and to clear the error condition.

Other returned values of Execution.Status are specific to the operation of IMS B422 and its device driver.

33.1.13 Target Mode Interface.

The Target mode interfaces provide transputer systems acting as peripheral devices, the ability to receive and execute SCSI Command Sequences supplied by initiator devices on the SCSI Bus. Interfaces are provided to initially receive a SCSI Command and for each SCSI Bus phase.

The use of target mode interfaces requires that the caller has a thorough working knowledge of the SCSI specification and the operation of peripheral devices.

33.1.14 Software Distribution

The IMS B422 support software, IMS F002, will be supplied as binary libraries compatible with the INMOS OCCAM and C toolset products. Include files containing the protocol and constant definitions required to interface to the libraries will also be supplied. These will be supported by user documentation.

Distribution media will be 360K 48 TPI 5.25" and 720K 135 TPI 3.5" IBM PC format disks.

33.1.15 Mechanical details

Figure 33.5 gives the vertical dimensions of an IMS B422 and figure 33.6 is an outline drawing of the IMS B422. When the IMS B422 is mounted as shown in figure 33.5, the motherboard and IMS B422 together will occupy two slots in a 0.8 inch pitch card cage.
33.1.16 Installation

Since the IMS B422 contains CMOS components, all normal precautions to prevent static damage should be taken.

The IMS B422 will be supplied with spacer pin strips attached to the TRAM pins on the underside of the board. These spacers perform two functions. Firstly, they help protect the TRAM pins during transit. Secondly they can be used to space the TRAMs off the motherboard. If there are no components mounted on the motherboard TRAM slot, then the spacer strips should be removed before the TRAM is inserted.

If the subsystem signals are to be used, plug a 3-way header strip into the solder side sockets on the IMS B422.

Plug the IMS B422 into the motherboard. Where the IMS B422 is being used with an INMOS motherboard, the yellow triangle marking pin 1 on the IMS B422 (see figure 33.6) should be aligned with the silk screened triangle that appears in the corner of the appropriate TRAM slot.

Should it be necessary to unplug the IMS B422, it is advised that it is gently levered out while keeping it as flat as possible. As soon as the IMS B422 is removed, the spacer pin strips should be refitted to the TRAM to protect the pins.

![IMS B422 outline drawing](image-url)

Note: all dimensions are in inches and measured from the datum line

Figure 33.6 IMS B422 outline drawing (All dimensions in inches)
Figure 33.7 Top view of the IMS B422

Figure 33.8 Pinout of the SCSI bus connector P1
33.1.17 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T222-20</td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Amount of SRAM</td>
<td>64 Kbyte</td>
<td></td>
</tr>
<tr>
<td>Memory &quot;wait states&quot;</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>100 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>SCSI Interface</td>
<td></td>
</tr>
<tr>
<td>Memory Parity</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>Size (TRAM size)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>2.15 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>13.9 mm</td>
<td>1</td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>4.1 mm</td>
<td>2</td>
</tr>
<tr>
<td>Weight</td>
<td>50 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td>3</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25 V</td>
<td>4</td>
</tr>
<tr>
<td>Power consumption</td>
<td>5 W</td>
<td></td>
</tr>
</tbody>
</table>

Table 33.4 IMS B422 specification

Notes
1. This dimension is larger than is normally stated for TRAMs because of the requirement to connect to SCSI. The quoted height includes the additional height of a 50 way IDC socket, minus strain relief, plugged into the SCSI bus connector.
2. This dimension includes the thickness of the PCB.
3. The figure quoted refers to the ambient air temperature.
4. The power consumption value was obtained from calculations of the worst case figure.

33.1.18 References
1. Small computer systems interface (SCSI), ANSI standard X3.131–1986

33.1.19 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B422 SCSI TRAM with IMS T222-20</td>
<td>IMS B422-10*</td>
</tr>
<tr>
<td>IMS F002 Support Software</td>
<td>IMS F002B-1</td>
</tr>
</tbody>
</table>

* Includes IMS F002B-1, supplied on 5½ in and 3½ in DOS formatted diskettes

Table 33.5 Ordering information
FEATURES

- Real time (30 fps) monochrome image capture and 2D image filtering.
- Can capture from PAL, NTSC, and other image formats.
- Programmable capture resolution and sampling rate: e.g., 512 x 512.
- Can be used stand-alone for 2D image filtering operations.
- Convolution kernels up to 7 x 6 or 14 x 3.
- Images can be recirculated through the IMS A110s for multiple filtering operations (with a corresponding reduction in frame processing rate).
- Supports processing of full frames and image sub-regions.
- Decimation and interpolation in ratios of 2:1 and 4:1.
- Four, multiplexed input channels.
- Can be used for colour processing of static images.
- Input look-up table.
- IMS T800, with 1 Mbyte dedicated program/data store, provides link I/O and general purpose processing (e.g., feature extraction).
- Size 6 Transputer Module (TRAM).
- Supported by a comprehensive software library.
- Designed to a published specification (INMOS Technical Note 29).
8.1 Introduction

The IMS B429 is a TRAM for real-time image capture and front-end image processing. Front-end image processing is provided by two IMS A110 image and signal processing sub-system devices, which can perform 2d convolution filtering operations with filter kernels of various sizes up to $7 \times 6$, $14 \times 3$, or $42 \times 1$.

8.2 Architecture

The architecture of the IMS B429 is illustrated by figure 1. It can be partitioned into four main blocks: video input, IMS A110s, frame buffers, and processor. These are connected to a set of data-paths.

There are three main video data paths: Image Input (X) Bus, A110 Input (Y) Bus, A110 Output (Z) Bus. The Z bus can be gated onto the X bus to allow an image to be passed more than once through the A110s. The Y bus is the main input to the IMS A110s and is connected to the A110's PSR input port: it can source data from either buffer A or buffer B. The X bus, as well as being the input and feedback bus, is also connected to the CASCADE input port of the IMS A110s: this allows two images, stored in buffers A and B, to be added together during processing.

There are three frame buffers (A, B, C): each of these consists of 512kbytes of dual-port DRAM (VRAM), and each can hold two images of $512 \times 512$ pixels. The buffers are connected to the various data paths (X, Y, and Z busses) as shown in the diagram. The A and B buffers are used for intermediate image storage, and can also be used for deinterlacing images before they are processed by the IMS A110s. Buffer C is used to receive images which do not require further processing by the A110s, and is connected directly to the Z bus. The A and B buffers can be used in ping-pong fashion, and are connected to the X and Y busses by a 4-port crossbar switch.

There are two IMS A110s which are connected so that they can be used either in vertical cascade mode, to provide a $7 \times 6$ convolution kernel; or in horizontal cascade mode, to provide a $14 \times 3$ convolution kernel. Smaller convolution kernels are supported by programming the appropriate coefficients in these larger kernels to be zero.

The CPU, an IMS T800, can access all of the frame buffers through their random access ports. This allows images to be loaded directly into buffers A or B for processing by the IMS A110s. The processor is responsible for all data movements on the board: in particular, transferring data between the bulk VRAM and the VRAM serial ports. The CPU also has 1Mbyte of memory for program storage and holding set-up data for the IMS A110s etc.

When an input video signal is available, all timing for data capture and data movement operations can be derived from it. In the absence of an input signal, an on-board clock and a software driven GO signal are used to drive data through the IMS A110s. This allows the board to be used stand-alone to perform filtering functions using the IMS A110s.

The video input structure consists of: an input multiplexer, anti-aliasing filter, ADC, and LUT. All input channels share the same LUT. Although there are multiple input channels, the board is mainly intended for monochrome capture and processing work, as it does not, on its own, provide co-sited RGB or YUV (YIQ) samples. It can be used to do non-real-time colour capture and processing of static images, by connecting the camera RGB outputs to separate input channels and capturing successive frames from the different channels. Real-time colour work is supported by the ability to synchronise three boards.
34.3 Supported operations

The following processing operations are supported (where * represents the convolution operation and F is the filter kernel):

3 \[ C = A \ast F; B = \text{Input}; \text{(either operation may be omitted)} \]
4 \[ C = B \ast F; A = \text{Input}; \text{(either operation may be omitted)} \]
5 \[ B = A \ast F; \]
6 \[ A = B \ast F; \]
7 \[ C = A + (B \ast F); \]
8 \[ C = B + (A \ast F); \]

When running under processor-generated timing, all of these operations can be performed on whole images, or on sub-regions of stored images. When running under timing derived from a video signal, full frames only may be processed. Since the timing source is software selectable, full frame capture and sub-region processing may be performed consecutively, though not simultaneously. Full frames may be captured and processed simultaneously.

34.3.1 Decimation and interpolation

The IMS B429 datapath can be configured to perform interpolation or decimation in conjunction with a filtering operation. Decimation and interpolation can both be performed in ratios of either 2:1 or 4:1.

In a decimation operation, the IMS A110s should be programmed with filter coefficients suitable for generating correct-valued samples in the resulting decimated image. The output samples of a (decimated) image are stored consecutively in memory: there are no dummy, or non-useful, values stored.

In an interpolation operation, the data path inserts 0-valued samples between the source pixels prior to filtering: the user does not need to insert dummy or repeated values in the source image. The IMS A110s must be programmed with suitable filter coefficients to generate correct values for the interpolated samples in the output image.

34.4 Video input circuit

The IMS B429 has four identical video inputs. They are terminated with 75\(\Omega\), and are ac coupled. They are then clamped to a black reference level during the horizontal back porch.

The video input amplifier has a selectable gain to allow maximum use of the dynamic range of the ADC with both 0.7V and 1.0V video signal amplitudes. Gain is set by a single jumper (J1) which should be inserted for 0.7V inputs and removed for 1.0V inputs.

The chrominance (chroma) signals present in composite colour video signals must be suppressed before sampling. Two ceramic filters are fitted, one to filter out NTSC chroma signals, the other to filter out PAL chroma signals. These filters are enabled by fitting either J2 or J3. Both jumpers may be removed for better signal fidelity if there is no chroma signal present in the input.

A low-pass anti-aliasing filter is fitted.
34.4.1 Input look-up table (LUT)

All input samples pass through the input look-up table. The LUT is of 256 locations each containing an 8-bit value. LUT contents are programmed by the IMS T800. Input samples address the LUT and the addressed value is output to the XBUS. This is useful for modifying the intensity distribution of an image prior to processing it through the IMS A110s. If this is not desired, you should program each LUT location with its address so that it becomes transparent.

34.5 Memory map

<table>
<thead>
<tr>
<th>Feature</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAM (1Mb)</td>
<td>0x00000000 - 0x000FFFFF</td>
</tr>
<tr>
<td>Image Buffer A</td>
<td>0x08010000 - 0x0801FFFFF</td>
</tr>
<tr>
<td>Image Buffer B</td>
<td>0x08020000 - 0x0802FFFFF</td>
</tr>
<tr>
<td>Image Buffer C</td>
<td>0x08030000 - 0x0803FFFFF</td>
</tr>
<tr>
<td>Transfer Region A</td>
<td>0x08018000 - 0x0801FFFFF</td>
</tr>
<tr>
<td>Transfer Region B</td>
<td>0x08028000 - 0x0802FFFFF</td>
</tr>
<tr>
<td>Transfer Region C</td>
<td>0x08038000 - 0x0803FFFFF</td>
</tr>
<tr>
<td>SubSystem Reset</td>
<td>0x00000000</td>
</tr>
<tr>
<td>SubSystem Analyse</td>
<td>0x00000004</td>
</tr>
<tr>
<td>A110 reset</td>
<td>0x00000010</td>
</tr>
<tr>
<td>master/slave</td>
<td>0x00000014</td>
</tr>
<tr>
<td>clock source</td>
<td>0x00000018</td>
</tr>
<tr>
<td>Y BUS source</td>
<td>0x0000001C</td>
</tr>
<tr>
<td>X BUS source bit0</td>
<td>0x00000020</td>
</tr>
<tr>
<td>X BUS source bit1</td>
<td>0x00000024</td>
</tr>
<tr>
<td>Field Sync</td>
<td>0x00000028</td>
</tr>
<tr>
<td>Odd/Even Field</td>
<td>0x0000002C</td>
</tr>
<tr>
<td>Video Digitiser</td>
<td>0x00080000</td>
</tr>
<tr>
<td>IMS A110 A</td>
<td>0x00100000 - 0x001007FC</td>
</tr>
<tr>
<td>IMS A110 B</td>
<td>0x00200000 - 0x002007FC</td>
</tr>
<tr>
<td>GO/PLL multiplier</td>
<td>0x00300000</td>
</tr>
<tr>
<td>Width Register</td>
<td>0x00300004</td>
</tr>
<tr>
<td>Clock Speed Register</td>
<td>0x00300008</td>
</tr>
<tr>
<td>X Delay Register</td>
<td>0x0030000C</td>
</tr>
</tbody>
</table>

Table 34.1 IMS B429 Memory Map
## 34.6 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T800-20</td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Amount of DRAM</td>
<td>1 Mbyte</td>
<td></td>
</tr>
<tr>
<td>DRAM wait states</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>200 ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>2 IMS A110 DSP</td>
<td></td>
</tr>
<tr>
<td>TRAM size</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>6.55 inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>mm 1</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>mm 1</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>188 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption (Max)</td>
<td>W 1</td>
<td></td>
</tr>
<tr>
<td>Power consumption (Typical)</td>
<td>6.25 W</td>
<td></td>
</tr>
</tbody>
</table>

Table 34.2 IMS B429 specification

### Notes:

1. Not yet specified

## 34.7 Ordering information

Please contact your local SGS–Thomson sales office for details.
IMS B430
Prototyping TRAM

Product overview

FEATURES
- IMS T222 16-bit Transputer
- User programmable Wait State Generator
- Two JEDEC user configurable memory sockets with 32Kbyte of SRAM fitted as standard
- Two memory mapped I/O control signals
- Large through-hole matrix prototyping area with all relevant signals in close proximity
- Size 4 TRAM
- Communicates via 4 INMOS links
- Designed to a published specification (INMOS Technical Note 29)

GENERAL DESCRIPTION
The IMS B430 combines a minimal transputer system with a general purpose prototyping area. The product supports feasibility investigations, software development, demonstrations, and other activities requiring construction of a small number of units to a specific design. Inclusion of a functional transputer system speeds up the prototyping process significantly. The user is relieved of the tasks of defining, constructing, and debugging such a system, and need only be concerned with the peripheral hardware specific to the intended application.
35.1 IMS B430 Prototyping TRAM product overview

Printed Circuit Board

The board itself is of high quality four layer construction. All holes are through-plated. The two inner layers carry Power and Ground planes to all devices, including the prototyping area. This form of supply distribution supports reliable operation of high speed digital devices such as transputers, minimising problems of ground-bounce and noise. The two outer layers carry all signal tracks, and there are NO blind or buried vias. Therefore, the user can gain access to all signal connections.

Onboard transputer system

The IMS B430 TRAM has an IMS T222-20 transputer with 4K bytes of fast internal RAM. There is also a socket for a 20-pin Programmable Logic Device (PLD), and two ‘JEDEC’ sockets for 28-pin memory devices. The transputer itself is socketed, so that it may be upgraded at some future date (e.g. to an IMS T225), or replaced in case of damage.

All the transputer signals - address bus, data bus, etc. - are brought to pads near the prototyping area. These provide convenient points for running signal wires to the prototyping devices, and for the attachment of test probe points for signal monitoring. Where possible, the pads are labelled with signal names (although in some cases the component density prevents this).

Prototyping area

This is made up of 1.0 mm (0.040 in.) through-plated holes in a 2.54 mm (0.1 in.) matrix. These holes will accept the leads of commonly available components, sockets, wire-wrapping terminals, etc. There are 16 columns of holes across the 1.6 in. width of the area, and 43 rows of holes along the 4.3 in. length of the area.

35.1.1 Specification

<table>
<thead>
<tr>
<th>TRAM feature</th>
<th>IMS B430</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transputer type</td>
<td>IMS T222-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of transputers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of INMOS serial links</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amount of RAM</td>
<td>4–64</td>
<td>Kbyte</td>
<td></td>
</tr>
<tr>
<td>Memory Wait States</td>
<td>Programmable 0–3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory cycle time</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Subsystem controller</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peripheral circuitry</td>
<td>Prototype area</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory Parity</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size (TRAM Size)</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>3.66</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Pitch between pins</td>
<td>3.30</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>4.35</td>
<td>inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>9.2</td>
<td>mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>3.7</td>
<td>mm</td>
<td>1</td>
</tr>
<tr>
<td>Weight</td>
<td>–</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70°C</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50°C</td>
<td>°C</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltage (VCC)</td>
<td>4.75–5.25</td>
<td>Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>1</td>
<td>Watt</td>
<td>3</td>
</tr>
</tbody>
</table>
Notes

1 This dimension includes the thickness of the PCB.

2 The figure quoted refers to the ambient air temperature.

3 The power consumption is the worst case value obtained when a sample of IMS B430 TRAMs was tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25V.

35.1.2 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B430 Prototyping TRAM</td>
<td>IMS B430-10</td>
</tr>
</tbody>
</table>

Table 35.1 Ordering information
FEATURES

- Connects transputer systems to IEEE802.3 Local Area Networks (Ethernet)
- IMS T222, 16-bit Transputer
- 64 kbytes SRAM, 100ns access cycle
- Uses MK7990 (LANCE) Ethernet Controller
- Communicates via 4 INMOS serial links
  (Selectable between 10 or 20 Mbits/s)
- Designed to a published specification (INMOS Technical Note 29)

GENERAL DESCRIPTION

The IMS B431 is an INMOS link to Ethernet interface. It allows transputer systems to be connected to other computers and computer networks via IEEE802.3 Local Area Networks (LANs). The IMS B431 consists of an IMS T222 16-bit transputer with 64 kbytes of SRAM. The Ethernet interface is implemented with the MK7990 (LANCE) and MK68592. An Attachment Unit Interface (AUI) is provided for connection to Ethernet Media Access Units.

The IMS B431 is software compatible with the earlier IMS B407 TRAM.
36.1 Specification

| TRAM feature                  | Units   | Notes 
|-------------------------------|---------|--------
| Transputer type               | IMS T222-20 |        |
| Number of transputers         | 1       |        |
| Number of INMOS serial links | 4       |        |
| Amount of SRAM                | 64 kbyte |        |
| Memory “wait states”          | 0 ns    |        |
| Memory cycle time             | 100 ns  |        |
| Subsystem controller          | No      |        |
| Peripheral circuitry          | IEEE802.3 Interface |     |
| Memory Parity                 | No      |        |
| Size (TRAM size)              | 2       |        |
| Length                        | 3.66 inch |        |
| Pitch between pins            | 3.30 inch |        |
| Width                         | 2.15 inch |        |
| Component height above PCB    | 13.9 mm 1 |        |
| Component height below PCB    | 3.7 mm 2 |        |
| Weight                        | 50 g    |        |
| Storage temperature           | 0–70 °C |        |
| Operating temperature         | 0–50 °C 3 |        |
| Power supply voltage (VCC)    | 4.75–5.25 Volt |    |
| Power consumption             | 10 W 4 |        |

Table 36.1 IMS B431 specification

Notes:

1. This dimension is larger than is normally stated for TRAMs because of the requirement to connect to Ethernet. The quoted height includes the additional height of a 14-way IDC socket, minus strain relief, plugged into the Ethernet AUI connector.

2. This dimension includes the thickness of the PCB.

3. The figure quoted refers to the ambient air temperature.

4. The power consumption is the worst case value obtained when a sample of IMS B431 TRAMs were tested (running a program that utilised all four links and accessed memory simultaneously) at a supply voltage (VCC) of 5.25 V.

36.2 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B431 TRAM with IMS T222-20</td>
<td>IMS B431-10</td>
</tr>
</tbody>
</table>

Table 36.2 Ordering information
Motherboards and other Standard Interface Boards
FEATURES

- IBM PC-AT format board
- Ten transputer module (TRAM) slots
- IBM PC bus interface supports DMA and interrupts
- IMS C004 programmable 32 way crossbar switch allows link configuration
- Conforms to the Module Motherboard Architecture (INMOS Technical Note 49)
- 37 way D-type connector gives access to links and system services allowing larger systems to be built

GENERAL DESCRIPTION

The IMS B008 is a TRAM motherboard which plugs into the IBM PC-XT or PC-AT and provides an interface between the IBM PC and transputer based systems. It has slots for up to ten TRAMs. Links 1 and 2 from each of the TRAM slots are hard wired on the IMS B008, such that the TRAMs, when plugged in, form a pipeline of processing elements. The remaining links can be "soft-wired" using an INMOS IMS C004 programmable link switch, incorporated on the IMS B008. This arrangement allows a large variety of networks to be created under software control.
37.1 Description

37.1.1 Introduction

The IMS B008 is a full length PC-AT format card which allows transputer systems to interface to the IBM PC-XT or PC-AT bus. It supports up to ten TRAMS plugged into the slots on the board which are configured into a pipeline. An IMS T222 transputer controlling an IMS C004 link switch enables networks of TRAMs to be configured under software control. A connector on the backpanel of the board gives access to links and system services allowing connections to other IMS B008 boards, or to any board compatible with the link and system service signals. The IBM PC bus interface supports DMA and interrupts. A top view of the IMS B008 is shown in figure 37.1.

![Figure 37.1 Top view of IMS B008](image)

37.1.2 TRAM Slots

The IMS B008 has ten locations for TRAMs to be plugged into, called TRAM slots. Each slot can accommodate a size 1 TRAM. Larger TRAMs may be fitted, occupying more than one slot. Each of the ten slots on the IMS B008 has connections for four INMOS links. Links are numbered 0 to 3 and slots, in the case of the IMS B008, are numbered 0 to 9.

The ten slots on the IMS B008 are connected into a pipeline, using links 1 and 2 from each slot. So slot 0, link 2 is connected to slot 1, link 1; slot 1, link 2 is connected to slot 2, link 1 and so on. The two unconnected links, slot 0, link 1 and slot 9, link 2, at the ends of the slot pipeline are referred to as pipehead (slot 0, link 1) and pipetail (slot 9, link 2). Pipetail is taken out to the 37 way D-type connector, P2, at the back of the board.

Jumpers are provided to allow the IMS B008 to be set up as a head of a pipeline of motherboards or as a board in such a pipeline. Links 0 and 3 from each slot are connected to the IMS C004. If JP1 is fitted then C012Link is connected to slot 0, link 0, and slot 0, link 1 (Pipehead) to IMS T222, link1 (ConfigUp). If JP2 is fitted then Pipehead is connected to PatchLink1, and ConfigUp to PatchLink0. A patch header, inserted into P1, may be used instead of the jumpers, allowing other link wiring options.

In a lot of cases not all of the slots of the IMS B008 will have TRAMs fitted. Even if they are covered by a TRAM they may not be connected to it electrically. In this case to maintain the pipeline connection pipe-
jumps must be used, plugged into each un-occupied slot, or the TRAM covering that slot. These pipe-jumpers connect link 1 to link 2 of the same slot. They are plugged into the pin 1 end of the TRAM slot, with the triangle marked on the corner. The pipejumpers have a mark on them which must be pointing towards the pin 1 marker triangle.

37.1.3 System Services

On all INMOS board products the term 'system services' refers to the collection of the reset, analyse, and error signals. On the IMS B008 the system services for the TRAM in slot 0 can be connected to either the UP system services from another board or the system services controlled by the PC bus interface. System services for the other TRAMs can be connected to the same source as TRAM 0 or to the subsystem port of TRAM 0. As shown in the block diagram the Down and Subsystem services are brought out to the 37 way D-type connector allowing this hierarchy to be extended to multi board systems.

37.1.4 Link Configuration

An IMS T222 transputer and an IMS C004 link switch on the board allow the configuring of the TRAMs into different networks under software control. These networks can also extend onto multiple IMS B008s, or onto other transputer boards, by connecting the links on P2 to the links coming out to an external connector on the other boards.

The configuration information is passed to the IMS T222 either by TRAM 0 when the board is at the head of a pipe of boards or from the ConfigDown link of another board. Link 2 (ConfigDown) from the IMS T222 is taken out to the D-type connector. This allows the IMS T222 devices on all the motherboards in a system to be connected into a pipe allowing configuration information to be passed to each board. The IMS C004 can be hard reset by the IMS T222.

37.1.5 IBM PC Bus Interface

The PC bus has become a de-facto standard after appearing in the IBM PC. Since then a large number of other machines have become available that incorporate the PC bus. The IMS B008 has been designed to work when plugged into either a PC/AT bus slot or a PC bus slot (but the number of options for the interrupt and Direct Memory Access (DMA) channels are reduced when plugged into a PC bus slot).

The bus interface on the IMS B008 performs four functions:

1. Converting the 8 bit parallel transfers on the PC bus to serial INMOS link transfers, and vice versa.
2. Providing a system services port.
3. Controlling DMA transfers.
4. Generating interrupts on events on the link interface, when transputer error has been asserted or on DMA transfer end.
A block diagram of the PC bus interface is shown in figure 37.2. To enable control of the bus interface functions from software running on the PC, the PC bus interface has a number of registers mapped into the I/O address space of the PC bus (separate from the memory address space).

**Link Interface**

An IMS C012 link adaptor is used as the basis of the link interface on the IMS B008. This device performs the parallel data to serial INMOS link conversions in both directions in a similar fashion to a UART device used on an RS232 interface.

The IMS C012 has four registers which can be written to or read by the PC bus, these registers and the interface control registers occupy a 32 byte area in the address map, the base address of which can be located at 150, 200, or 300 (HEX). A memory map is shown in table 37.1.

<table>
<thead>
<tr>
<th>Board address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board base address</td>
<td>IMS C012 Input data register</td>
</tr>
<tr>
<td>+ #00</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>IMS C012 Output data register</td>
</tr>
<tr>
<td>+ #01</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>IMS C012 Input status register</td>
</tr>
<tr>
<td>+ #02</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>IMS C012 Output status register</td>
</tr>
<tr>
<td>+ #03</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>Reset/Error register</td>
</tr>
<tr>
<td>+ #10</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>Analyse register</td>
</tr>
<tr>
<td>+ #11</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>Error location</td>
</tr>
<tr>
<td>+ #10</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>DMA request register</td>
</tr>
<tr>
<td>+ #12</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>Interrupt enable register</td>
</tr>
<tr>
<td>+ #13</td>
<td></td>
</tr>
<tr>
<td>Board base address</td>
<td>DMA and interrupt channel select register</td>
</tr>
<tr>
<td>+ #14</td>
<td></td>
</tr>
</tbody>
</table>

Table 37.1 IMS B008 memory map
Host system services

A port is provided by the PC bus interface to allow software on the PC to provide 'system services' to transputers connected to the IMS B008, either as TRAMs plugged into the board or transputers on other boards. The port appears as two registers in the I/O map of the PC.

DMA

DMA logic on the IMS B008 allows data to be transferred between the PC memory and the transputer system at a faster rate than is possible using a polling scheme or interrupting on each byte transferred. DMA requests are generated when the IMS C012 is free to transmit a byte or has received a byte depending on the direction of the transfer. These DMA requests can be generated on DMA channels 0, 1, or 3 with only 1 and 3 being available on the IBM PC-XT. Control of the direction of transfer and starting of the DMA process is achieved by writing into the DMA request register.

Interrupts

The IMS B008 can generate an interrupt on the PC bus when one of the following events occurs:

- The end of a DMA transfer
- notHostError is asserted
- The OutputInt signal from the IMS C012 is asserted
- The InputInt signal from the IMS C012 is asserted

Generation of interrupts is enabled on a particular event when the corresponding enable bit is set in the interrupt enable register. Interrupt channels 3, 5, 11, or 15 can be driven on the PC bus selected by switches on the IMS B008.

37.1.6 Link Speeds

The link speeds of the TRAMs, the IMS C012, and the IMS C004 can be set to 10 or 20 Mbits/s. Link speeds for the IMS T222 link 0 can be set 5, 10, or 20 Mbits/s.

37.2 Specifications

Mechanical details

The IMS B008 is a PC/AT format board and is nominally 354mm by 126mm by 22mm overall. The PCB thickness is nominally 1.6 mm. The board includes a metal PC I/O bracket through which the 37 way D-type P2 passes. This bracket serves two functions, to ensure the board is held rigidly at the edge connector end and to maintain the integrity of the shielding of the PC. To enable the bracket to perform these functions it must be securely fixed to the backpanel metalwork of the PC by a screw passing through the slot on the right hand side of the bracket, as viewed with the board towards you in the PC. A mechanical drawing of the IMS B008 is shown in figure 37.3.

The IMS B008 weighs 187g without any TRAMs or a patch header fitted.
Thermal Information

The IMS B008 with no TRAMs installed will dissipate not more than 3W.

When installing the IMS B008 in a PC consideration needs to be given to cooling airflow not only across the IMS B008 itself but also any TRAMs fitted to it. It is the responsibility of the user to ensure that the operating environment limits for the IMS B008 listed in table 37.2 are not exceeded. This will not occur as long as there are not a large number of high dissipation boards also present in the PC.

To ensure good airflow in the PC the blank backpanels should be present in any slots that are empty.
Operating and Storage Environments

The IMS B008 is designed to be operated and stored in the environments in table 37.2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Operating</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient air temperature</td>
<td>0 to +50°C</td>
<td>-55 to +85°C</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>95% non condensing</td>
<td>95% non condensing</td>
</tr>
<tr>
<td>Thermal Shock</td>
<td>&lt;0.08°C/s</td>
<td>&lt;0.15°C/s</td>
</tr>
<tr>
<td>Altitude</td>
<td>-300 to +3000m</td>
<td>-300 to +16000m</td>
</tr>
</tbody>
</table>

Table 37.2 Environmental details

Electrical details

The IMS B008 only requires a +5 V dc supply which must be between 4.75V and 5.25V with less than 50mV peak-peak noise and ripple between DC and 10MHz. The IMS B008 does not incorporate protection against incorrect power supplies. Major damage will result from connecting a supply to the board which is outside its power supply range. The IMS B008 will draw a maximum of 600mA from the +5V supply.

37.3 Connector Pin Assignments

P1 pin assignments

The pin numbering for this connector is same as for a standard 24 pin IC. The pin assignments are shown in figure 37.4.

Figure 37.4 P1, the patch header socket pin assignments
P2 pin assignments

<table>
<thead>
<tr>
<th>Pin Assignment</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>notUpReset</td>
<td>20 GND</td>
</tr>
<tr>
<td>notUpError</td>
<td>21 notUpAnalyse</td>
</tr>
<tr>
<td>EdgeLinkIn0</td>
<td>22 EdgeLinkOut0</td>
</tr>
<tr>
<td>EdgeLinkIn1</td>
<td>23 EdgeLinkOut1</td>
</tr>
<tr>
<td>EdgeLinkOut2</td>
<td>24 GND</td>
</tr>
<tr>
<td>EdgeLinkOut3</td>
<td>25 EdgeLinkIn2</td>
</tr>
<tr>
<td>EdgeLinkOut4</td>
<td>26 EdgeLinkIn3</td>
</tr>
<tr>
<td>GND</td>
<td>27 EdgeLinkOut4</td>
</tr>
<tr>
<td>EdgeLinkIn5</td>
<td>28 GND</td>
</tr>
<tr>
<td>EdgeLinkIn6</td>
<td>29 EdgeLinkOut5</td>
</tr>
<tr>
<td>EdgeLinkIn7</td>
<td>30 EdgeLinkOut6</td>
</tr>
<tr>
<td>PatchLinkOut0</td>
<td>31 GND</td>
</tr>
<tr>
<td>PatchLinkOut1</td>
<td>32 PatchLinkIn0</td>
</tr>
<tr>
<td>notSubSystemReset</td>
<td>33 PatchLinkIn1</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>34 notSubSystemAnalyse</td>
</tr>
<tr>
<td>PipeTailLinkIn</td>
<td>35 PipeTailLinkOut</td>
</tr>
<tr>
<td>ConfigDownLinkIn</td>
<td>36 ConfigDownLinkOut</td>
</tr>
<tr>
<td>notDownAnalyse</td>
<td>37 notDownReset</td>
</tr>
<tr>
<td>notDownError</td>
<td>38 notDownError</td>
</tr>
</tbody>
</table>

Figure 37.5 Pin assignments for the 37 way D-type connector, P2
37.4 Jumper

There are two 12 pin (JP1 and JP2) and one 4 pin (JP3) jumper pin arrays on the IMS B008. Jumper sockets which connect two pins together should be installed in all positions on a pin array if a jumper is to be used. This requires six jumper sockets to be used on jumper pin arrays JP1 and JP2, and two on JP3. Fitting of jumper sockets onto the pin arrays is shown in figure 37.6. Jumpers must be fitted with their long side parallel to the backpanel of the IMS B008.

Note that the jumpers should be fitted with the small square holes in the plastic down towards the board. Use of jumpers JP1 and JP2 are mutually exclusive and the use of any of the jumpers is mutually exclusive with the use of a patch header plugged into P1. The connections made by the jumpers are shown in table 37.3.

![Diagram showing the fitting of jumpers to the jumper pin arrays, jumpers shown fitted to JP1 and JP3](image)

<table>
<thead>
<tr>
<th>Jumper pin array</th>
<th>Connections made when jumper sockets fitted</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>C012Link to slot 0, link 0</td>
</tr>
<tr>
<td></td>
<td>slot 0, link 1 to IMS T222, link 1</td>
</tr>
<tr>
<td></td>
<td>IMS T222, link 0 to IMS C004, link 28</td>
</tr>
<tr>
<td>JP2</td>
<td>Pipehead to PatchLink1</td>
</tr>
<tr>
<td></td>
<td>ConfigUp to PatchLink0</td>
</tr>
<tr>
<td></td>
<td>slot 0, link 0 to IMS C004, link 28</td>
</tr>
<tr>
<td>JP3</td>
<td>slot 3, link 2 to slot 4, link 1</td>
</tr>
</tbody>
</table>

Table 37.3 Connections made by the jumper pin arrays
37.5 Switches

There are eight switches on the IMS B008 which select options for the PC interface, system services, and the link speeds. The functions of each of these switches is shown in tables 37.4 to 37.9.

Note a switch is on when the slider is pushed towards the top of the board, away from the edge connector, as shown in figure 37.7.

![Switches ON and OFF](figure377.png)

Figure 37.7 Detail of switch on the IMS B008 showing the ON and OFF positions.

<table>
<thead>
<tr>
<th>Switch No.</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1:1</td>
<td>PC bus interface enable and board base address selection</td>
</tr>
<tr>
<td>SW1:2</td>
<td>PC bus interface enable and board base address selection</td>
</tr>
<tr>
<td>SW1:3</td>
<td>Slot 0 and Down system services selection</td>
</tr>
<tr>
<td>SW1:4</td>
<td>Slots 1 to 9 system services selections</td>
</tr>
<tr>
<td>SW1:5</td>
<td>Link speed selections</td>
</tr>
<tr>
<td>SW1:6</td>
<td>Link speed selections</td>
</tr>
<tr>
<td>SW1:7</td>
<td>Link speed selections</td>
</tr>
<tr>
<td>SW1:8</td>
<td>Link speed selections</td>
</tr>
</tbody>
</table>

Table 37.4 Switch functions when ON and OFF

<table>
<thead>
<tr>
<th>SW1:1</th>
<th>SW1:2</th>
<th>Board base address</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON</td>
<td>ON</td>
<td>PC bus interface disabled</td>
</tr>
<tr>
<td>ON</td>
<td>OFF</td>
<td>#150</td>
</tr>
<tr>
<td>OFF</td>
<td>ON</td>
<td>#200</td>
</tr>
<tr>
<td>OFF</td>
<td>OFF</td>
<td>#300</td>
</tr>
</tbody>
</table>

Table 37.5 Board base address and PC bus interface disable selections

<table>
<thead>
<tr>
<th>SW1:3</th>
<th>TRAM slot 0 and DOWN system services</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON</td>
<td>From Up system services</td>
</tr>
<tr>
<td>OFF</td>
<td>From Host system services</td>
</tr>
</tbody>
</table>

Table 37.6 Selections for slot 0 and Down system services
Table 37.7  System services selections for slots 1 to 9

<table>
<thead>
<tr>
<th>SW1:4</th>
<th>TRAM slots 1 - 9 system services</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON</td>
<td>From TRAM in slot 0 Subsystem services</td>
</tr>
<tr>
<td>OFF</td>
<td>From Down system services</td>
</tr>
</tbody>
</table>

Table 37.8  TRAM link speed selections

1. Note that this switch setting results in an inoperable link 3 since this link is connected to the IMS C004 which will be set to 10 Mbits/s by this setting.

2. This switch setting results in an inoperable link 3 since the IMS C004 will be set to a link speed of 20 Mbits/s.

Table 37.9  IMS C012, IMS C004, and IMS T222 link speed selections

1. Note these switch settings will result in the T2 not being able to send configuration messages to the IMS C004 link switch.

37.6 Reference


37.7 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B008 IBM PC Module Motherboard</td>
<td>IMS B008-1</td>
</tr>
</tbody>
</table>

Figure 37.8  Ordering information
FEATURES
- IBM PS/2 Micro Channel bus format board
- Four TRAM slots accommodating size 1 or size 2 transputer modules
- Provides a gateway to larger transputer networks from MCA bus based systems
- Link adapter interface to the MCA bus

GENERAL DESCRIPTION
The IMS B017 is a TRAansputer Module (TRAM) motherboard designed to plug into a Micro Channel bus. The board has four TRAM slots and an interface to the Micro Channel bus.

The Micro Channel bus interface provides a single INMOS serial link and a system services port. Software running on the Micro Channel based system can reset, analyse, communicate with, and monitor the error flag of a transputer network on or connected to the IMS B017. Data can be transferred to and from the link interface using programmed I/O.

The IMS B017 TRAM slots are connected into a pipeline using two of the four links from each slot. The remaining two links from each slot, and the pipeline head and tail links are connected to a 37 way D-type connector. This allows the links from each slot to be connected to each other, or to the links from other motherboards, to form transputer networks other than a pipeline.
38.1 IMS B017 engineering data

38.1.1 Description

TRAM motherboards provide a number of slots into which TRAMs can be plugged. Each of these slots provides the necessary connections to power, clock, reset signals and the INMOS links. The motherboard provides a method of connecting TRAMs together and may also include special circuitry to provide an interface to something other than a transputer system. In the case of the IMS B017 this is an interface to the Micro Channel bus. These motherboards can be used to build networks of transputers of arbitrary size and are supported by a range of software products from INMOS.

The IMS B017 has four TRAM slots and is able to accommodate both size 1 and size 2 TRAMs. The interface to the Micro Channel bus includes a single INMOS link and a system services port. A link adapter is used to convert from the serial INMOS link format to parallel Micro Channel bus format and vice versa. Software running on the Micro Channel system can communicate with, analyse, reset and monitor the error flag of a transputer network on or connected to the IMS B017. Data can be transferred to and from the link interface using programmed I/O. Interrupts can be generated on link events or on error being asserted, freeing the processor from polling the IMS B017 to detect these events.

![Figure 38.1 Top view of the IMS B017](image)

38.1.2 TRAM Slots

The IMS B017 has four locations for TRAMs to be plugged into, called TRAM slots. Each slot can accommodate a size 1 TRAM. Size 2 TRAMs can be fitted, occupying two slots. Each of the four slots on the IMS B017 has connections for four INMOS links. Links are numbered 0 to 3 and slots, in the case of the IMS B017, are numbered 0 to 3.

The four slots on the IMS B017 are connected into a pipeline, using links 1 and 2 from each slot. So slot 0, link 2 is connected to slot 1, link 1; slot 1, link 2 is connected to slot 2, link 1 and so on.

In some cases not all of the slots of the IMS B017 will have TRAMs fitted. Even if they are covered by a TRAM they may not be connected to it electrically. In this case to maintain the pipeline connection pipejumpsers must be used, plugged into each un-occupied slot, or the TRAM covering that slot. These pipejumpers connect link 1 to link 2 of the same slot. They are plugged into the pin 1 end of the TRAM slot, with the triangle marked on the corner. The pipejumpers have a mark on them which must be pointing towards the pin 1 marker triangle.

The two unconnected links, slot 0, link 1 and slot 3, link 2, at the ends of the slot pipeline are referred to as pipethead (slot 0, link 1) and pipettail (slot 3, link 2). Pipettail, pipehead, links 0 and 3 from each slot, and the link from the IMS C012 are taken out to the 37 way D-type connector, J3, at the back of the board.
By connecting links together on J3, networks of transputers can be set up on the IMS B017. These networks can also extend onto multiple IMS B017s, or onto other transputer boards, by connecting the links on J3 to the links coming out to an external connector on the other boards.

The INMOS link connections between the slots, J3, and the C012Link from the IMS C012 are shown in figure 38.2.

![Figure 38.2 INMOS link connections on the IMS B017](image)

38.1.3 System Services

On all INMOS board products the term 'system services' refers to the collection of the reset, analyse and error signals. On the IMS B017 the system services for the TRAM in slot 0 can be connected to either the UP system services from another board or the system services controlled by the PS/2 bus interface. System services for other TRAMs can be connected to the same source as TRAM 0 or to the subsystem port of TRAM 0. As shown on the block diagram the Down and Subsystem services are bought out to the 37 way D-type connector, allowing this hierarchy to be extended to multi board systems.

38.1.4 Micro Channel bus interface

The Micro Channel (MC) bus has become a de-facto standard after appearing in the IBM Personal System/2 (PS/2) machines. Since then a number of other machines have been released that incorporate the Micro Channel bus. The IMS B017 has been designed to work when plugged into a Micro Channel bus slot in a PS/2 but should also operate correctly in other Micro Channel based systems.

The bus interface on the IMS B017 performs four functions:

1. Providing the Programmable Option Select (POS) registers used by the PS/2 setup utilities in controlling the configuration of the IMS B017.

2. Converting the 8 bit parallel transfers on the Micro Channel bus to serial INMOS link transfers, and vice versa.

3. Providing a system services port.

4. Generating interrupts on events on the link interface or when transputer error has been asserted.
A block diagram of the Micro Channel bus interface is given in figure 38.3. To enable control of the bus interface functions from software running on the Micro Channel based system, the MC bus interface has a number of registers mapped into the I/O address space of the Micro Channel bus (separate from the memory address space). Details of these are given in [1].

Link interface

An IMS C012 link adaptor is used as the basis of the link interface on the IMS B017. Detailed information on this device can be found in [2]. This device performs the parallel data to serial INMOS link conversions in both directions in a similar fashion to a UART device used on an RS232 interface. The link coming from the link adaptor is labelled C012Link in figure 38.3. The IMS C012 has four registers which can be written to or read by the Micro Channel bus, more information is given in [1].

Host system services

A port is provided by the Micro Channel bus interface to allow software on the MC based system to provide 'system services' to transputers connected to the IMS B017, either as TRAMs plugged into the board or transputers on other boards. The port appears as two registers in the I/O map of the Micro Channel. In addition an extra register, the Error Status/Interrupt Control register allows the state of the notError signals from each of the TRAM slots to be monitored. The system services port and the error status register function is described in [1].

Interrupts

The IMS B017 can generate an interrupt on the Micro Channel bus when one of the following events occurs:

- notHostError is asserted
- The OutputInt signal from the IMS C012 is asserted
- The InputInt signal from the IMS C012 is asserted

Generation of interrupts on each of these events is controlled by two interrupt enable bits in the Output Status register and Input Status register, and bit 0 of the Error Status/Interrupt Control register. Setting a bit to one in one of these registers enables interrupts on the event corresponding to that bit.
38.1.5 Configuration

Configuration of the IMS B017 is carried out by installing any TRAMs required on the board, selecting options by using the system configuration utilities supplied by IBM with the PS/2, and by making connections to the 37 way D-type, J3, on the back of the board. Further information on setting the IMS B017 configuration is given in [1].

38.1.6 Specifications

Mechanical Details

The IMS B017 is a PS/2 Micro Channel adaptor format board and is nominally 322mm by 108mm by 21mm overall. The PCB thickness is nominally 1.6 mm. The board includes a metal PS/2 I/O bracket through which the 37 way D-type J3 passes. This bracket serves two functions, to ensure the board is held rigidly at the edge connector end and to maintain the integrity of the shielding of the PS/2. To enable the bracket to perform these functions it must be securely fixed to the backpanel metalwork of the PS/2 by a screw on the outside of the case.

The IMS B017 weighs 150g without any TRAMs fitted.

Thermal Information

The IMS B017 with no TRAMs installed will dissipate not more than 2W.

When installing the IMS B017 in a PS/2 consideration needs to be given to cooling airflow not only across the IMS B017 itself but also any TRAMs fitted to it. It is the responsibility of the user to ensure that the operating environment limits for the IMS B017 listed in table 38.1 are not exceeded. This will not occur as long as there are not a large number of high dissipation boards also present in the PS/2.

To ensure good airflow in the PS/2 the blank backpanels should be present in any slots that are empty.

Operating and Storage Environments

The IMS B017 is designed to be operated and stored in the environments in table 38.1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Operating</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient air temperature</td>
<td>0 to +50°C</td>
<td>-55 to +85°C</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>95% non condensing</td>
<td>95% non condensing</td>
</tr>
<tr>
<td>Thermal Shock</td>
<td>&lt;0.08°C/s</td>
<td>&lt;0.15°C/s</td>
</tr>
<tr>
<td>Altitude</td>
<td>-300 to +3000m</td>
<td>-300 to +16000m</td>
</tr>
</tbody>
</table>

Table 38.1 Environmental details

Electrical Details

The IMS B017 only requires a +5 V dc supply which must be between 4.75V and 5.25V with less than 50mV peak-peak noise and ripple between DC and 10MHz. The IMS B017 does not incorporate protection against incorrect power supplies. Major damage will result from connecting a supply to the board which is outside its power supply range. The IMS B017 with no TRAMs installed will draw a current of no more than 400mA.

The maximum power consumption of the IMS B017 is 2W. The power loading specification of the Micro Channel bus should be adhered to when considering which TRAMs are to be fitted.

38.1.7 Memory Map

<table>
<thead>
<tr>
<th>Addresses</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board base address + #00</td>
<td>Link adaptor input data register</td>
</tr>
</tbody>
</table>
Table 38.2  IMS B017 memory map

<table>
<thead>
<tr>
<th>Board base address + #01</th>
<th>Link adaptor output data register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board base address + #02</td>
<td>Link adaptor input status register</td>
</tr>
<tr>
<td>Board base address + #03</td>
<td>Link adaptor output status register</td>
</tr>
<tr>
<td>Board base address + #10</td>
<td>Reset/Error register</td>
</tr>
<tr>
<td>Board base address + #11</td>
<td>Analyse register</td>
</tr>
<tr>
<td>Board base address + #12</td>
<td>Error status/Interrupt control register</td>
</tr>
</tbody>
</table>

1 Board base address can be set to #0150 or #0200

38.1.8  Connector Pin Assignments

J3 pin assignments

<table>
<thead>
<tr>
<th>Pin Assignment</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>notUpReset</td>
<td>20</td>
</tr>
<tr>
<td>notUpError</td>
<td>21</td>
</tr>
<tr>
<td>Slot0In0</td>
<td>22</td>
</tr>
<tr>
<td>Slot0In3</td>
<td>23</td>
</tr>
<tr>
<td>Slot1Out0</td>
<td>24</td>
</tr>
<tr>
<td>Slot1Out3</td>
<td>25</td>
</tr>
<tr>
<td>Slot2Out0</td>
<td>26</td>
</tr>
<tr>
<td>GND</td>
<td>27</td>
</tr>
<tr>
<td>Slot2In3</td>
<td>28</td>
</tr>
<tr>
<td>Slot3In0</td>
<td>29</td>
</tr>
<tr>
<td>Slot3In3</td>
<td>30</td>
</tr>
<tr>
<td>C012LinkOut</td>
<td>31</td>
</tr>
<tr>
<td>PipeHeadOut</td>
<td>32</td>
</tr>
<tr>
<td>notSubSystemReset</td>
<td>33</td>
</tr>
<tr>
<td>notSubSystemError</td>
<td>34</td>
</tr>
<tr>
<td>PipeTailIn</td>
<td>35</td>
</tr>
<tr>
<td>NC</td>
<td>36</td>
</tr>
<tr>
<td>notDownAnalyse</td>
<td>37</td>
</tr>
<tr>
<td>GND</td>
<td>1</td>
</tr>
<tr>
<td>notUpAnalyse</td>
<td>2</td>
</tr>
<tr>
<td>Slot0Out0</td>
<td>3</td>
</tr>
<tr>
<td>Slot0Out3</td>
<td>4</td>
</tr>
<tr>
<td>GND</td>
<td>5</td>
</tr>
<tr>
<td>Slot1In0</td>
<td>6</td>
</tr>
<tr>
<td>Slot1In3</td>
<td>7</td>
</tr>
<tr>
<td>Slot2In0</td>
<td>8</td>
</tr>
<tr>
<td>Slot2In3</td>
<td>9</td>
</tr>
<tr>
<td>Slot3Out0</td>
<td>10</td>
</tr>
<tr>
<td>Slot3Out3</td>
<td>11</td>
</tr>
<tr>
<td>GND</td>
<td>12</td>
</tr>
<tr>
<td>C012LinkIn</td>
<td>13</td>
</tr>
<tr>
<td>PipeHeadIn</td>
<td>14</td>
</tr>
<tr>
<td>notSubSystemAnalyse</td>
<td>15</td>
</tr>
<tr>
<td>PipeTailOut</td>
<td>16</td>
</tr>
<tr>
<td>NC</td>
<td>17</td>
</tr>
<tr>
<td>notDownReset</td>
<td>18</td>
</tr>
<tr>
<td>notDownError</td>
<td>19</td>
</tr>
</tbody>
</table>

Figure 38.4  Pin assignments for the 37 way D-type connector, J3

38.1.9  References


2 The Transputer Databook, second edition, IMS C012 engineering data, Inmos Limited, 1990

38.1.10 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B017 IBM PS/2 Motherboard</td>
<td>IMS B017-1*</td>
</tr>
<tr>
<td>IMS S217:IMSB017 driver for PS/2</td>
<td>Included in IMSB017</td>
</tr>
</tbody>
</table>

*Includes IMS S217 driver for PS/2
IMS B014
VMEbus slave card

FEATURES
• Compatible with VMEbus Specification Rev. C.1
• Accommodates 8 standard transputer modules (TRAMs)
• Static or dynamic link configuration using two IMS C004 link switches
• VMEbus interface designed around an IMS C012 link adaptor
• Expandable to form arbitrarily large systems
• Suitable for use as VMEbus–transputer interface with a SUN based development system and IMS CA12 card frame

GENERAL DESCRIPTION
The IMS B014 module motherboard is compatible with VMEbus Specification Rev. C.1. It is a standard depth (160mm), double height (6U) card, containing 8 TRAM slots with associated configuration circuitry and a VMEbus slave interface. Two IMS C004 crossbar link switches are provided to allow the user to configure the transputer link connections. This architecture allows any topology to be established on the board. Additionally, 24 links are brought to the edge connectors (8 on the P2 back connector, and 16 split between two front connectors) so that larger networks, using multiple boards, may be constructed.
39.1 Description

39.1.1 VMEbus Interface

The IMS B014 has a slave interrupting interface to the VMEbus. This interface provides access to a single, bi-directional INMOS link and a system service port. The interface appears as a number of registers located in the A16 (short) address space on the VMEbus, which may be accessed by any VMEbus master such as the IMS B016. These registers are used to program and interact with the IMS B014.

The TRAMS on the IMS B014 can be reset or analysed via the VMEbus interface, or can be bootstrapped through it. Data can be exchanged between TRAMs on the IMS B014 and any bus-master on the VMEbus. All bus communication is achieved using 008(0) data transfers.

39.1.2 Interrupts

The IMS B014 is capable of generating a single VMEbus interrupt that may be assigned to any of the seven VMEbus priority interrupt levels. Interrupts can be triggered by any one of three events:

- data byte received on VMEbus link;
- VMEbus link free to send a data byte;
- an error has occurred in the transputer system;

All interrupts may be individually masked.

39.1.3 IMS C004 Control

The IMS B014 uses the same method of controlling the IMS C004 as other INMOS module motherboards. This allows all IMS C004s to be programmed from a single master configuration link. Each module motherboard has a “config-up” link and a “config-down” link. Thus, motherboards may be cascaded to build multi-board systems, by connecting these links in a pipeline.

On the IMS B014, the “config-up” and “config-down” links can be switched to either the P2 back connector or to the front connectors (P4, P5). Jumpers are also provided that allow either the VMEbus link or slot 0, link 1 to be the master configuration link (figure 39.1).

![Figure 39.1 Configuration Control](image)

39.1.4 System Services Organisation

On all INMOS board products, the term “system services” refers to the collection of the reset, analyse and error signals. “Reset-up” and “Reset-down” ports are used to carry these signals between boards. Error signals “flow” in the reverse direction to the reset and analyse signals.
The IMS B014 allows system service signals to be generated by bus-masters on the VMEbus. A bus-master can reset or analyse the transputer system by writing to the appropriate registers in the interface. Transputer error signals are propagated back to a register in the interface where they may be monitored by the bus-master.

TRAM slot 0 can be reset independently of the other TRAM slots on the board. This allows slot 0 to be used as a "transputer master", controlling other transputers in the system. Thus, it is possible to establish a control hierarchy; a principle that can be extended to multi-level systems using multiple motherboards.

39.2 Specification

Mechanical details

The IMS B014 is designed to accord with DIN 41494 and IEC 297 standards. The board is nominally 160mm by 233.35mm. Nominal board thickness is 1.6mm. The supplied front panel width is 4HP (approx 20mm). This is compatible with a board-to-board pitch in a card cage of 0.8". M2.5 fastening bolts are provided on the front panel, these mate with tapped holes in the card cage and fix the board securely. Front panel handles allow the board to be removed from the card cage (by un-screwing the retaining bolts and pulling hard on the handles). Note that the front panel is required when operating the IMS B014 in a card cage, both for mechanical rigidity and to give correct cooling air flow.

Thermal details

Adequate cooling air flow must be provided to maintain the components on the board within their operating temperature. Air flow should run parallel to the board surface and parallel to the front panel. The amount of heat dissipated by the board depends upon the TRAMs fitted. With no TRAMs the IMS B014 dissipates no more than 5W. With TRAMs fitted, the maximum dissipation allowed (from 5v supply) is 18.75W when only using a J1 backplane and 37.5W when using a J1/J2 backplane. It is essential that the user ensures that the maximum power dissipation is not exceeded. The cooling air flow required for a particular application will probably need to be determined empirically.

A single board operating in static air at room temperature (and not in a card-cage) will usually not need forced air cooling. This kind of set-up should only be used for lab and development work. High reliability is not to be expected from boards which are not provided with adequate cooling.

Operating and Storage Environments

<table>
<thead>
<tr>
<th></th>
<th>Operating</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>0 to +50°C ambient air</td>
<td>-55 to +85°C</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>95% non condensing</td>
<td>95% non condensing</td>
</tr>
<tr>
<td>Thermal Shock</td>
<td>&lt;0.08°C/s</td>
<td>&lt;0.15°C/s</td>
</tr>
<tr>
<td>Altitude</td>
<td>-300 to +3000 m</td>
<td>-300 to +16000 m</td>
</tr>
</tbody>
</table>

Table 39.1 Environmental details

Electrical details

The IMS B014 requires power supply voltages in accordance with the VMEbus specification. That is, the +5V dc supply must be between 4.75V and 5.25V and have less than 50mV pk-pk noise and ripple between dc and 10MHz. The IMS B014 does not incorporate protection against incorrect power supplies. Major damage can result from operating the board outside its power supply range.

The maximum power consumption of the IMS B014 without any TRAMs fitted is 10W.

1. J1 is the minimum VMEbus backplane and mates with P1 connectors on VMEbus boards. J2 mates with P2 connectors and is sometimes called a 32-bit backplane because it is needed for 32-bit VMEbus operations. Combined J1/J2 backplanes mate with both P1 and P2 and are needed for reliable operation of fast 32-bit VMEbus transfers.
VMEbus capability

For easy description of VMEbus boards, the VMEbus specification defines a number of "capability" abbreviations. The relevant capabilities for the IMS B014 are listed here—

1. A16:D08(O) SLAVE
2. INT(1–7):D08(O) INTERRUPTER
3. 6U high—double height board

VMEbus access time will be no longer than 170ns from DSA* to DTACK*.

The time to propagate a non-participating interrupt acknowledge cycle is no longer than 100ns from IACK-IN* to IACKOUT*. The time to respond to a participating interrupt acknowledge cycle will be no longer than 170ns from IACKIN* to DTACK*.

The IMS B014 propagates the BUSREQ* daisy-chain signals on the board, thus there is no need for jumpers on the backplane at the slot which the IMS B014 is plugged into.

39.3 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMEbus Module Motherboard with IMS T222</td>
<td>IMS B014-1</td>
</tr>
<tr>
<td>6U to 9U VME card frame adapter for SUN</td>
<td>IMS CA12</td>
</tr>
<tr>
<td>Device driver software</td>
<td>IMS S514</td>
</tr>
</tbody>
</table>

Table 39.2 Ordering Information
IMS B016
VMEbus Master/Slave Board

FEATURES
- VMEbus VIC interface chip
- IMS T801-25 or IMS T801-20 transputer
- 4 INMOS 20Mbits/sec links for direct connection to transputer networks
- Byte multiplexor between T801 and VMEbus allows fast byte reordering to overcome endian incompatibilities
- 256Kbytes private transputer SRAM (8ns cycle)
- 4Mbytes DRAM dual-ported between IMS T801 and VMEbus
- 256 Kbytes of Flash ROM programmable with boot code for transputer
- Full VMEbus interrupter and interrupt handler
- Real Time clock for time of day. When power supply fail, the RTC is automatically switched to the VMEbus +5V standby rail
- 2 RS232 serial ports using a 2681 DUART

GENERAL DESCRIPTION
The IMS B016 is a very high performance VMEbus master/slave board suited to all applications requiring fast data throughput between a transputer network and VMEbus peripherals. The board incorporates a 32-bit transputer processor, local RAM, peripherals and interface circuitry for efficient communication between the transputer and other VMEbus boards. It is designed to give as flexible and efficient interface between the VMEbus and transputers as current technology allows.

Sustained transfer rates in excess of 15Mbytes/s are achievable, given a fast VMEbus system. The IMS T801 on-board is capable of 12.5 MIPS (sustained) and has its own private fast SRAM for speed-critical code and data.

Dual access RAM memory is provided for access by both the transputer and other VMEbus Masters. The transputer, an IMS T801, can perform Master accesses to other VMEbus slaves. It can also interrupt other VMEbus Interrupt Handlers and itself handle VMEbus interrupts.
40.1 Introduction

The IMS B016 is a VMEbus board incorporating a 32-bit transputer processor, local RAM, peripherals, and interface circuitry to allow efficient communication between the transputer and other VMEbus boards. Applications include using the board to create a VMEbus subsystem or as an interface from a host computer.

![Diagram of IMS B016 used to create a VMEbus I/O subsystem](image1)

**Figure 40.1** The IMS B016 used to create a VMEbus I/O subsystem

![Diagram of IMS B016 used as an interface from a host computer](image2)

**Figure 40.2** The IMS B016 used as an interface from a host computer

VME Bus

The VMEbus, originally proposed by Motorola, Mostek and Philips, is now an IEC and IEEE standard. It provides a parallel 8, 16 or 32-bit bus with multi-master capabilities. Mechanical constraints are basically those of IEC 297 (Eurocard).

The IMS B016, through its use of the VIC VMEbus Interface Chip, provides the capability to use almost all of the features of the VMEbus. In particular, in slave mode, the card supports BLT (Block Transfer) cycles, RMW (read-modify-write) cycles and UAT (unaligned) cycles. It also functions correctly in a system containing location monitors and performing address pipelining. Write posting is supported for both slave and master accesses.
IMS T801 Transputer

The IMS T801 transputer is a 32-bit CMOS microcomputer with a 64-bit floating point unit and graphics support. It has 4Kbytes of on-chip RAM for high speed processing, a 32-bit non-multiplexed internal memory interface and four standard INMOS links.

INMOS links are special serial communications links which allow transputers to talk to each other. Links use two wires to send bidirectional data between two transputers (or other chips) at up to 20Mbits/s. All communication between the IMS T801 transputer on the IMS B016 and other transputers on other cards is via links.

40.2 Description

40.2.1 IMS T801 and private SRAM

The on-board transputer, an IMS T801 floating point processor, has four INMOS serial links. These links allow connections to be made to other transputer devices on other boards via the P2 connector. 256 Kbytes of fast memory (the private SRAM) is directly connected to the IMS T801. This cycles in 80ns and is only accessible by the transputer. This memory is typically used to store transputer code and data which does not need to be accessed from the VMEbus. The SRAM is about twice as fast as the next fastest available memory, as seen from the transputer, so its use is recommended whenever possible. The SRAM occupies the first 256Kbytes of the transputer’s address space, minus the internal RAM which overlays it (#80001000-#8003FFFF).

Note that most transputer compilers have storage allocation strategies which attempt to put frequently used data at a low memory address. This strategy will work well with the private SRAM as it is located just above the transputer’s internal memory. However, in seeking ultimate performance, the user may wish to perform his own analysis of where code and data are placed.

![Diagram of IMS T801 and private SRAM](image)

Figure 40.3 IMS T801 and private SRAM

40.2.2 Primary Control Registers

The primary control registers are only accessible by the IMS T801 and appear in two places in the memory map. The primary position is from #7FDC0000, while a secondary address at location zero is provided for compatibility with other transputer boards and TRAMs (table 40.1). This region of the address space is often required for VMEbus addressing and on the IMS B016 can be disabled by writing a one to the register as indicated in table 40.1.

The primary control registers are accessed as memory locations as shown in table 40.1. Bit 0 is the only active bit in these registers. The other bits are undefined when read and must be written as zero. These

1. The IMS B016 is available with either the 20MHz or 25MHz speed variant of the IMS T801 transputer.
registers contain the traditional "subsystem" registers as found on other transputer cards; control bits for the MAP-RAM and decode ram; enable control bits for VMEbus master and slave cycles and Byte Multiplexor control registers.

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>#xx00</td>
<td>Subsystem Reset/Error</td>
</tr>
<tr>
<td>#xx04</td>
<td>Subsystem Analyse</td>
</tr>
<tr>
<td>#xx40</td>
<td>Enable VMEbus Slave Access</td>
</tr>
<tr>
<td>#xx44</td>
<td>Enable Byte Multiplexor</td>
</tr>
<tr>
<td>#xx48</td>
<td>Next Cycle is the MAP RAM</td>
</tr>
<tr>
<td>#xx4C</td>
<td>Next cycle is the Slave Decode RAM</td>
</tr>
<tr>
<td>#xx50</td>
<td>Do not map these registers to address zero</td>
</tr>
<tr>
<td>#xx54</td>
<td>Enable VMEbus Master Accesses</td>
</tr>
<tr>
<td>#xx80-#xFF</td>
<td>Byte Multiplexor Control Registers</td>
</tr>
</tbody>
</table>

Table 40.1 T801 Primary Control Registers (bit 0)

40.2.3 MAP-RAM

The MAP-RAM contains control information for every address which can be generated by the IMS B016's IMS T801 transputer. For every IMS T801 cycle, the MAP-RAM produces a set of control information which is used to determine how the various parts of the board's circuitry behave. For instance the MAP-RAM determines what kind of VMEbus cycle will be performed when the transputer attempts to perform a VMEbus master cycle. The MAP-RAM has an entry for each memory page. Because pages are one megabyte in size it is impossible to have different MAP-RAM entries for two addresses unless they lie on different megabyte pages.

The MAP-RAM needs to be initialised at system startup to contain the correct information for the application. Because of the way the MAP-RAM is written, it is unwise to attempt to change its contents after this point.

MAP-RAM entries are written as follows:

1. Write a "one" into the "Next Cycle is to MAP-RAM" control register.

2. The very next cycle must be a write to the address of the MAP-RAM page to be programmed. The data for the 12 MAP-RAM bits must be located in bits 4–15.

Note that the address written to is in fact the address to which the MAP-RAM entry refers. For instance, if you wished to set up the MAP-RAM entry for addresses #01000000–#01100000 (one megabyte), then you could write your MAP-RAM contents to any address in that range. For consistency, it is recommended that the first address in the page is always used.

The MAP-RAM controls the following aspects of the board's behavior:

- Whether the page is allocated as VMEbus address space.
- The VMEbus address modifier codes produced when the board performs VMEbus master cycles.
- The value presented on the lower two VMEbus address lines during D08 and D16 cycles.
- The VMEbus data size.
- The VMEbus address space used for master transfers.
- The particular swap-function performed by the Byte Multiplexor for this page.
40.2.4 Dual-Access DRAM

A large memory, using fast DRAM devices, is accessible from both the IMS T801 and (with appropriate programming) from the VMEbus as slave memory. This kind of dual-access is sometimes called "dual-port memory" (although true dual-port memory is very expensive and about 100 times less dense than that used on the IMS B016).

Without any programming, the dual-access DRAM appears as the first four megabytes of the transputer's address space, minus the internal RAM and private SRAM which overlay it (#80000000--#803FFFFF). The DRAM cycles in 160ns (four CPU cycles).

When accessed from the VMEbus as slave memory, the dual-access DRAM can occupy any VMEbus address in any address space (except A16). In addition, not all the dual-access DRAM need be accessible from the VMEbus. This feature is useful both when implementing a system which uses the A24 address space (which is only 16 megabytes) and when a secure multiprocessor system is desired. To derive the address in the dual-access DRAM which corresponds to a particular VMEbus address, ignore the top 10 address bits and treat the bottom 22 as an index into the four megabyte RAM. Note that this means that some "lost" memory which the IMS T801 can not see (because it is overlaid by the private SRAM) will be accessible from the VMEbus.

40.2.5 Byte Multiplexor

There are two main databusses on the board. One is local to the IMS T801, its SRAM and primary control registers. The other connects everything else including the dual-access DRAM and the VMEbus. Between these two 32-bit busses is a transceiver which has the ability to re-order bytes (see figure 40.4). This feature allows data to be moved at high-speed between little-endian processors (the IMS T801) and big-endian processors and peripherals (most VMEbus cards). The byte multiplexor can perform any byte reordering operation, the particular operation being programmable on a page-by-page basis using the MAP RAM. Up to eight reordering functions can be active at any time.

---

1. The IMS B016 is designed to allow versions to be manufactured with between one and sixteen megabytes of DRAM. The standard version has four megabytes.
In order for the board to behave in a controlled manner at system startup, the operation of the Byte Multiplexor is disabled on reset and must be enabled via the "Enable Byte Multiplexor" register. When disabled, the Byte Multiplexor functions as a simple 32-bit transceiver.

The eight re-ordering functions can be re-programmed at any time by writing to the relevant registers. Note however that chaos is likely if the Byte Multiplexor is instructed to re-order memory where the currently executing program (or its data) resides. Note also that transputer byte-writes do not function correctly for regions of memory where byte multiplexing is in operation. This is because the four separate byte strobes cannot be multiplexed.

40.2.6 VME Features

The IMS B016 has a number of VMEbus master and slave features and can also act as a VMEbus Interrupter and as an Interrupt Handler.

Two distinct VMEbus slave areas are available. The first is the mailbox registers provided by the VMEbus control circuitry (VIC). These are only accessible in VMEbus address space A16 and are byte-wide. The address at which these registers appear is programmed via two hex switches. Note that the VIC must be programmed before the mailbox registers function.

The other slave is the dual-access DRAM. This is accessible from the VMEbus as a region of memory. The size and location of the decoded address region is controlled by the VMEbus decode RAM and by the VIC. This memory can occupy VMEbus address spaces A24 or A32 and can respond only to "supervisor" cycles if required. Note that the decoded address regions for the dual-access DRAM do not need to be contiguous or the same size as the available memory.

The dual-access DRAM responds correctly in slave mode to D08(EO), D16, D32, UAT, BLT, RMW and address-only cycles.
The IMS T801 can perform VMEbus master cycles simply by making memory accesses to certain regions of its address space. A certain amount of control register configuring is required before VMEbus master cycles can function. The MAP-RAM is used to distinguish between different VMEbus cycles at different address regions and has pages for each megabyte of T801 address space. The different VMEbus cycles selected by the MAP-RAM include D16(0–1)/D16(2–3) and the four different D08 cycles¹. Sometimes it may be desirable to access, say D16(0–1) and D16(2–3) words from the same VMEbus slave. For A24 and A16 slaves this is accomplished by programming the MAP-RAM with different configurations for the different access-types and using address regions which share the same lower 24 or 16-bits but have different upper bits. Thus the transputer will generate a full 32-bit (actually 3D-bit) address, the upper bits allowing selection of different MAP-RAM entries, but the lower bits always selecting the same VMEbus A24 or A16 address. This scheme can not be used in the VMEbus A32 address space and users are limited to D32 cycles, D08 writes and one kind of D16 or D08 cycle.

VMEbus timeout is achieved by the slot 1 controller asserting Bus Error after some delay. Since the IMS T801 does not have a bus error pin, circuitry is provided to allow the bus error condition to cause an interrupt (event). When a bus error occurs, the IMS T801 will complete the outstanding memory cycle, any read data being corrupt; the user should ensure that the software handles bus errors in a controlled manner.

The IMS B016 has the capability to act as a VMEbus Interrupter and as an Interrupt Handler. Interrupts can be generated on all seven levels and the VIC can be programmed to recognise any or all of the seven levels. The IMS T801 lacks any vectored interrupt system and in the IMS B016, extra circuitry is provided to allow VMEbus interrupt vectors (status/ID) to be read from a status register.

5.2.7 F-ROM

The IMS T801 may boot from a link or from the on-board 256K ROM. These ROM devices are electrically reprogrammable Flash devices. Reprogramming can be achieved using the IMS T801, booted via a link² with the programming software. The devices are soldered to the board for extra reliability.

A programming tool, enabling the F-ROMs to be programmed with a binary code file generated from the INMOS toolset range of development tools, is available within the S514C device driver product. Full details of F-ROM programming are given in [1] and [2].

5.2.8 Serial Ports

Two dull-duplex serial ports are available via a DUART device. These ports are buffered to RS-232 levels and connected to P2. The DUART can interrupt the IMS T801 on occurrences such as receiver ready and transmitter empty.

Spare input and output bits available on the DUART chip are used to create three extra “subsystem” ports. These signals are available on connector P2 (see table40.15). Table 40.3 shows which DUART control bits correspond to which subsystem port. Note that these three extra subsystem ports control bits in the DUART using the logic level on the actual subsystem signals directly, rather than performing an inversion as in the “traditional” subsystem port.

The DUART can interrupt (Event) the IMS T801 by means of the VIC. It is connected to VIC local interrupt number 4 (LIQR4) and is active low.

Full information on the DUART and DUART programming is given in [3].

¹. This scheme is used because, unlike 68020-type processors, the T801 lacks the lower two address pins and it is therefore impossible to determine which byte or word the processor requires.
². For users interested in performing self-reprogramming, it is possible to have the card re-program itself. This is achieved by running a program in RAM (booted from ROM or link originally) which programs the ROMs at its convenience.
Table 40.3 DUART – Three Extra Subsystem Ports

<table>
<thead>
<tr>
<th>DUART Control Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP4</td>
<td>notAError</td>
</tr>
<tr>
<td>IP5</td>
<td>notBError</td>
</tr>
<tr>
<td>IP6</td>
<td>notCError</td>
</tr>
<tr>
<td>OP2</td>
<td>notAReset</td>
</tr>
<tr>
<td>OP3</td>
<td>notAAnalyse</td>
</tr>
<tr>
<td>OP4</td>
<td>notBReset</td>
</tr>
<tr>
<td>OP5</td>
<td>notBAnalyse</td>
</tr>
<tr>
<td>OP6</td>
<td>notCReset</td>
</tr>
<tr>
<td>OP7</td>
<td>notCAnalyse</td>
</tr>
</tbody>
</table>

40.2.9 PEX Boards

Connector P3 provides a peripheral bus called "PEX". PEX boards are available from Radstone Technology Ltd. The PEX interface provides an 8-bit memory mapped address space of 256 locations. In addition, PEX daughterboards can cause local interrupts.

Details of the PEX interface will be provided in the full release version of the IMS B016 User Manual [1]. In the meantime, copies of the Radstone Technology documentation are available from INMOS.

40.2.10 Real-Time Clock

The RTC (Real-Time-Clock) provides a means for the board to keep track of the time of day and date, even when power is not applied to the main VMEbus power supply. This is achieved by using the VMEbus Standby power rail. For the RTC to retain the time when power is switched off, the user must supply 5v via the standby power rail. Some VMEbus card cages provide this facility either standard or as an option.

The RTC contains a total of 61 8-bit registers. These are addressable as byte 1 (bits 8-15) of the 32-bit words at addresses #7FD88000-#7FD88080. An indirection scheme using bits in control registers allows more registers to be addressed than are available in the memory map. A total of 33 bytes of non-volatile RAM are available in the RTC.

Full information on the Real Time Clock is given in the RTCDP8572 Datasheet (National Semiconductor) [4].

The RTC can interrupt (Event) the IMS T801 through the VIC. Its interrupt is connected to VIC local interrupt number 2 (LIRQ2) and is active low.

The RTC clock frequency is adjusted by means of the trimmer located adjacent to the DP8572 chip. Local temperature and supply variations mean that it may be necessary to recalibrate the clock. This is done by first using a frequency counter connected to pin 11 of the DP8572 and adjusting for 32.768KHz. Next, for exact adjustment, run the clock for a period and note whether it runs fast or slow. Make fine adjustments to achieve accurate timekeeping. Note that the clock may run at a slightly different frequency depending on whether it is supplied from the main or standby power supply. Most accurate timekeeping is achieved by calibrating the clock when it is powered from the most commonly used supply.
The card's circuitry (including the IMS T801) can additionally be reset when a VMEbus master writes the appropriate data into the VIC mailbox registers. This feature allows a F-ROM booted card to be re-booted under the control of another VMEbus master card.

The IMS T801 is provided with a "subsystem" services port which is both software and electrically compatible with other INMOS cards. In addition, three extra electrically compatible subsystem ports are provided.
for users who wish to control four independent sub-networks of transputers. These three extra ports were described earlier in section 40.2.8 are not software compatible with any other card.

40.2.12 The Front Panel

The IMS B016 front panel is shown in figure 40.5. A pushbutton resets all the card circuitry (including the IMS T801) and also produces a VMEbus reset if the card is configured as a slot 1 system controller.

The top (amber) LED lights when the IMS T801 error pin is asserted (see section 40.2.11).

The other three LEDs light respectively when the IMS T801 makes a VMEbus master access, when another VMEbus master makes a slave access to the IMS B016's dual-access DRAM and when the local bus is accessed by either the T801 or by the VMEbus. The brightness of the LEDs indicates the density of cycles being performed. Note that the LEDs are not intended to be balanced for brightness or calibrated with respect to each other.

![Figure 40.5 Front Panel](image)
40.3 ‘Hard’ Configuration Information

The IMS B016 is based around a VLSI controller and consequently there are far fewer configuration switches and jumpers than usually found on VMEbus cards. Some functions are however controlled by switches and jumpers (shown in figure 40.6).

![Figure 40.6 IMS B016 Connector and switch positions](image)

The VMEbus address of the VIC VMEbus slave registers (mailboxes etc.) is selected by two hex switches (see figure 40.6). In setting the VMEbus address, a unique 8-bit binary number is selected which will be compared with the VMEbus addresses. The upper four bits of this number are set by SW2 while the lower four bits are set by SW3. A small screwdriver or trim-tool can be used to rotate the pointers on SW2,3 which must be rotated to the desired hex character.

The IMS T801’s links can be set to work at two different speeds. For a link port on one device to talk successfully to another device, they must be set to the same speed. Current technology allows link speeds of 10 or 20Mbits/s. Jumper K2 sets the link speeds for all four of the IMS T801’s links. When K2 is fitted, the links are set to 10Mbits/s, otherwise they are set to 20Mbits/s.

The IMS B016 can perform the VMEbus “Slot 1” controller functions. To enable this function, fit jumper K3. This should only be fitted if the board is installed in slot 1 of a VMEbus rack.

Jumper site K4 has three pins. The jumper can be fitted either over the center pin and the left pin, or over the center pin and the right pin. When programming the on-board FROMs, the programming voltage should be enabled by fitting K4 towards the INMOS logo. If the FROMs are not to be programmed, extra security of their contents can be achieved by fitting K4 towards the IMS T801. Table 40.5 summarises the jumper functions.
### Table 40.5 Jumper Functions

<table>
<thead>
<tr>
<th>ID</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>K1</td>
<td>IMS T801 Boots from link when fitted, otherwise from F-ROM.</td>
</tr>
<tr>
<td>K2</td>
<td>IMS T801 Links are 10Mbits/s when fitted, 20Mbits/s otherwise.</td>
</tr>
<tr>
<td>K3</td>
<td>When fitted, IMS B016 performs VMEbus slot 1 functions. Do not fit unless the IMS B016 is installed in slot 1 of the VMEbus card-cage.</td>
</tr>
<tr>
<td>K4</td>
<td>When not fitted F-ROM programming can not occur, it must be fitted for F-ROM programming to function.</td>
</tr>
</tbody>
</table>

#### 40.4 Memory Maps

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>Byte Multiplexor control bit 0</td>
</tr>
<tr>
<td>5</td>
<td>Byte Multiplexor control bit 1</td>
</tr>
<tr>
<td>6</td>
<td>Byte Multiplexor control bit 2</td>
</tr>
<tr>
<td>7</td>
<td>VMEbus Address Size control bit 0</td>
</tr>
<tr>
<td>8</td>
<td>VMEbus Address Size control bit 1</td>
</tr>
<tr>
<td>9</td>
<td>VMEbus Data Size control bit 0</td>
</tr>
<tr>
<td>10</td>
<td>VMEbus Data Size control bit 1</td>
</tr>
<tr>
<td>11</td>
<td>VMEbus address bit 0</td>
</tr>
<tr>
<td>12</td>
<td>VMEbus address bit 1</td>
</tr>
<tr>
<td>13</td>
<td>VIC Function Control Bit 1</td>
</tr>
<tr>
<td>14</td>
<td>VIC Function Control Bit 2</td>
</tr>
<tr>
<td>15</td>
<td>VMEbus Master Access Enable bit</td>
</tr>
</tbody>
</table>

#### Table 40.6 MAP RAM Control Bits

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>#xx00</td>
<td>Subsystem Reset/Error register</td>
</tr>
<tr>
<td>#xx01</td>
<td>Subsystem Analyse register</td>
</tr>
</tbody>
</table>

#### Table 40.7 VMEbus Memory Map
<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>#80400000-#FFFFFFF</td>
<td>VMEbus address space</td>
</tr>
<tr>
<td>#80040000-#803FFFF</td>
<td>Dual-Access DRAM (4-cycles)</td>
</tr>
<tr>
<td>#80001000-#8003FFFF</td>
<td>Private SRAM (2-cycles)</td>
</tr>
<tr>
<td>#80000000-#80000000</td>
<td>On-Chip RAM (1-cycle)</td>
</tr>
<tr>
<td>#7FE00000-#7FFFFFFF</td>
<td>ROM Address Space</td>
</tr>
<tr>
<td>#7FDC0000-#7FDFFFFF</td>
<td>Control Registers</td>
</tr>
<tr>
<td>#7FD80000-#7FBFFFFF</td>
<td>Peripheral Address Space</td>
</tr>
<tr>
<td>#00040000-#7FCFFFFF</td>
<td>VMEbus Address Space</td>
</tr>
<tr>
<td>#00000000-#0003FFFF</td>
<td>(optional) Control Registers</td>
</tr>
</tbody>
</table>

Table 40.8 T801 Memory Map

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>#7FDB8000</td>
<td>PEX-Daughterboard</td>
</tr>
<tr>
<td>#7FD98000</td>
<td>Auxiliary Control Registers</td>
</tr>
<tr>
<td>#7FD90000</td>
<td>VIC Programming Registers</td>
</tr>
<tr>
<td>#7FD88000</td>
<td>Real-Time Clock</td>
</tr>
<tr>
<td>#7FD80000</td>
<td>DUART</td>
</tr>
</tbody>
</table>

Table 40.9 T801 Peripheral Address Map
<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>#7FD90000</td>
<td>VMEbus Interrupter Interrupt Control</td>
</tr>
<tr>
<td>#7FD90004-#7FD9001C</td>
<td>VMEbus Interrupter Control 1–7</td>
</tr>
<tr>
<td>#7FD90020</td>
<td>DMA Status Interrupt Control</td>
</tr>
<tr>
<td>#7FD90024-#7FD9002C</td>
<td>Local Interrupt Control 1–7</td>
</tr>
<tr>
<td>#7FD90040</td>
<td>ICGS Interrupt Control</td>
</tr>
<tr>
<td>#7FD90044</td>
<td>ICMS Interrupt Control</td>
</tr>
<tr>
<td>#7FD90048</td>
<td>Error Group Interrupt Control</td>
</tr>
<tr>
<td>#7FD9004C</td>
<td>ICGS Interrupt Vector</td>
</tr>
<tr>
<td>#7FD90050</td>
<td>ICMS Interrupt Vector</td>
</tr>
<tr>
<td>#7FD90054</td>
<td>Local Interrupt Vector</td>
</tr>
<tr>
<td>#7FD90058</td>
<td>Error Group Vector</td>
</tr>
<tr>
<td>#7FD9005C</td>
<td>Interprocessor Comms. switch</td>
</tr>
<tr>
<td>#7FD90060-#7FD9007C</td>
<td>Interprocessor Comms. 1–7</td>
</tr>
<tr>
<td>#7FD90080</td>
<td>VMEbus interrupt request and status</td>
</tr>
<tr>
<td>#7FD90084-#7FD9009C</td>
<td>VMEbus interrupt vectors 1–7</td>
</tr>
<tr>
<td>#7FD900A0</td>
<td>Transfer timeout register</td>
</tr>
<tr>
<td>#7FD900A4</td>
<td>Local bus timing</td>
</tr>
<tr>
<td>#7FD900A8</td>
<td>Block transfer definition</td>
</tr>
<tr>
<td>#7FD900AC</td>
<td>VMEbus interface configuration 1</td>
</tr>
<tr>
<td>#7FD900B0</td>
<td>Arbiter and requester configuration</td>
</tr>
<tr>
<td>#7FD900B4</td>
<td>Address modifier source</td>
</tr>
<tr>
<td>#7FD900B8</td>
<td>Bus error status</td>
</tr>
<tr>
<td>#7FD900BC</td>
<td>DMA status (not used)</td>
</tr>
<tr>
<td>#7FD900C0</td>
<td>Slave select 0 control 0 (not used)</td>
</tr>
<tr>
<td>#7FD900C4</td>
<td>Slave select 0 control 1 (not used)</td>
</tr>
<tr>
<td>#7FD900C8</td>
<td>Slave select 1 control 0</td>
</tr>
<tr>
<td>#7FD900CC</td>
<td>Slave select 1 control 1</td>
</tr>
<tr>
<td>#7FD900D0</td>
<td>Release control</td>
</tr>
<tr>
<td>#7FD900D4</td>
<td>Block transfer control</td>
</tr>
<tr>
<td>#7FD900D8</td>
<td>Block transfer length 0</td>
</tr>
<tr>
<td>#7FD900DC</td>
<td>Block transfer length 1</td>
</tr>
<tr>
<td>#7FD900E0</td>
<td>System Reset</td>
</tr>
</tbody>
</table>

Table 40.10 VIC Register Memory Map (bits 0–7)
Table 40.11 T801 Primary Control Registers (bit 0)

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>#xx00</td>
<td>Subsystem Reset/Error</td>
</tr>
<tr>
<td>#xx04</td>
<td>Subsystem Analyse</td>
</tr>
<tr>
<td>#xx40</td>
<td>Enable VMEbus Slave Accesses</td>
</tr>
<tr>
<td>#xx44</td>
<td>Enable Byte Multiplexor</td>
</tr>
<tr>
<td>#xx48</td>
<td>Next Cycle is to the MAP RAM</td>
</tr>
<tr>
<td>#xx4C</td>
<td>Next Cycle is to the Slave Decode RAM</td>
</tr>
<tr>
<td>#xx50</td>
<td>Do not MAP these registers to address zero</td>
</tr>
<tr>
<td>#xx54</td>
<td>Enable VMEbus Master Accesses</td>
</tr>
<tr>
<td>#xx80–#xxFF</td>
<td>Byte Multiplexor Control Registers</td>
</tr>
</tbody>
</table>

Table 40.12 T801 Auxiliary Registers (bit 8)

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>#7FD98000</td>
<td>Clear BusError Interrupt</td>
</tr>
<tr>
<td>#7FD98004</td>
<td>Clear Event</td>
</tr>
<tr>
<td>#7FD98008</td>
<td>Enable Vpp to F-ROMs</td>
</tr>
<tr>
<td>#7FD9800C</td>
<td>Read Vpp voltage sensor</td>
</tr>
<tr>
<td>#7FDA0000</td>
<td>Read VIC Interrupt Vector</td>
</tr>
</tbody>
</table>

40.5 Specification

40.5.1 Mechanical and Thermal Details

The IMS B016 is designed to accord with DIN 41494 and IEC 297 standards. The board is nominally 160mm by 233.35mm. The supplied front panel width is 4HP (approximately 20mm). This is compatible with a board-to-board pitch in a card cage of 0.8in.. M2.5 fastening bolts are provided on the front panel, mating with tapped holes in the card cage to fix the board securely. Front panel handles allow the board to be removed from the card cage (by un-screwing the retaining bolts and pulling hard on the handles). Note that the front panel is required when operating the IMS B016 in a card cage, both for mechanical rigidity and to give correct cooling air flow.

No components protrude more than 2.47mm below the surface of the board. To fit in a 0.8in. pitch card-cage, components should not protrude more than 13.7mm above the surface of the board.

Adequate cooling air flow must be provided to maintain the components on the board within their operating temperature. High reliability should not be expected from boards not provided with adequate cooling. Air flow should run parallel to the board surface and parallel to the front panel. The IMS B016 dissipates 25W maximum which means that a J1/J2 backplane must be used. The cooling air flow required for a particular application will need to be determined empirically.

The IMS B016 can be used as a slave in a Sun workstation, using a CA12 card-frame adapter to connect to the VMEbus.
### Table 40.13 Environmental Details

<table>
<thead>
<tr>
<th></th>
<th>Operating</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>0 to +50°C ambient air</td>
<td>-55 to +85°C</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>95% non condensing</td>
<td>95% non condensing</td>
</tr>
<tr>
<td>Thermal shock</td>
<td>&lt;0.08°C/s</td>
<td>&lt;0.15°C/s</td>
</tr>
<tr>
<td>Altitude</td>
<td>-300 to +3000m</td>
<td>-300 to +16000m</td>
</tr>
</tbody>
</table>

40.5.2 Electrical Details

The IMS B016 requires power supply voltages in accordance with the VMEbus specification. The +5V DC supply must be between 4.875V and 5.25V and have less than 50mV peak-peak noise and ripple between DC and 10MHz. The maximum power consumption of the IMS B016 is 25W. The IMS B016 does not incorporate protection against incorrect power supplies. Major damage can result from operating the board outside its power supply range.

40.5.3 VMEbus capability

For easy description of VMEbus boards, the VMEbus specification defines a number of “capability” abbreviations. The capabilities applying to the IMS B016 are listed below:

1. A32/A24/A16:D32/D16/D08(EO) UAT,BLT,RMW SLAVE
2. A32/A24/A16:D32/D16/D08(EO) BLT MASTER
3. INT(1–7):D08(O) INTERRUPTER
4. INT(1–7):D32 INTERRUPT HANDLER
5. Full Slot 1 Bus controller, PRI and RRS arbiter
6. ROR, RWD and Fairness bus requester
7. 6U high–double height board
40.6 Connector Pin Assignments

The connector assignments for P1, P2 and P3 are shown as they appear when looking at the connectors. This is not in strict alphanumeric order.

<table>
<thead>
<tr>
<th>Pin</th>
<th>row c</th>
<th>row b</th>
<th>row a</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>D08</td>
<td>BBSY*</td>
<td>D00</td>
</tr>
<tr>
<td>2</td>
<td>D09</td>
<td>BCLR*</td>
<td>D01</td>
</tr>
<tr>
<td>3</td>
<td>D10</td>
<td>ACFAIL*</td>
<td>D02</td>
</tr>
<tr>
<td>4</td>
<td>D11</td>
<td>BG0IN*</td>
<td>D03</td>
</tr>
<tr>
<td>5</td>
<td>D12</td>
<td>BG0OUT*</td>
<td>D04</td>
</tr>
<tr>
<td>6</td>
<td>D13</td>
<td>BG1IN*</td>
<td>D05</td>
</tr>
<tr>
<td>7</td>
<td>D14</td>
<td>BG1OUT*</td>
<td>D06</td>
</tr>
<tr>
<td>8</td>
<td>D15</td>
<td>BG2IN*</td>
<td>D07</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>BG2OUT*</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>SYSFAIL*</td>
<td>BG3IN*</td>
<td>SYSCLK</td>
</tr>
<tr>
<td>11</td>
<td>BERR*</td>
<td>BG3OUT*</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>SYSRESET*</td>
<td>BR0*</td>
<td>DS1*</td>
</tr>
<tr>
<td>13</td>
<td>LWORD*</td>
<td>BR1*</td>
<td>DS0*</td>
</tr>
<tr>
<td>14</td>
<td>AM5</td>
<td>BR2*</td>
<td>WRITE*</td>
</tr>
<tr>
<td>15</td>
<td>A23</td>
<td>BR3*</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>A22</td>
<td>AM0</td>
<td>DTACK*</td>
</tr>
<tr>
<td>17</td>
<td>A21</td>
<td>AM1</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>A20</td>
<td>AM2</td>
<td>AS*</td>
</tr>
<tr>
<td>19</td>
<td>A19</td>
<td>AM3</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>A18</td>
<td>GND</td>
<td>IACK*</td>
</tr>
<tr>
<td>21</td>
<td>A17</td>
<td>SERCLK</td>
<td>IACKIN*</td>
</tr>
<tr>
<td>22</td>
<td>A16</td>
<td>SERDAT</td>
<td>IACKOUT*</td>
</tr>
<tr>
<td>23</td>
<td>A15</td>
<td>GND</td>
<td>AM4</td>
</tr>
<tr>
<td>24</td>
<td>A14</td>
<td>IRQ7*</td>
<td>A07</td>
</tr>
<tr>
<td>25</td>
<td>A13</td>
<td>IRQ6*</td>
<td>A06</td>
</tr>
<tr>
<td>26</td>
<td>A12</td>
<td>IRQ5*</td>
<td>A05</td>
</tr>
<tr>
<td>27</td>
<td>A11</td>
<td>IRQ4*</td>
<td>A04</td>
</tr>
<tr>
<td>28</td>
<td>A10</td>
<td>IRQ3*</td>
<td>A03</td>
</tr>
<tr>
<td>29</td>
<td>A09</td>
<td>IRQ2*</td>
<td>A02</td>
</tr>
<tr>
<td>30</td>
<td>A08</td>
<td>IRQ1*</td>
<td>A01</td>
</tr>
<tr>
<td>31</td>
<td>+12V</td>
<td>+5VSTDBY</td>
<td>-12V</td>
</tr>
<tr>
<td>32</td>
<td>+5V</td>
<td>+5V</td>
<td></td>
</tr>
</tbody>
</table>

Table 40.14 Connector P1 pin assignments
<table>
<thead>
<tr>
<th>Pin</th>
<th>row c</th>
<th>row b</th>
<th>row a</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TxA</td>
<td>VCC</td>
<td>TxB</td>
</tr>
<tr>
<td>2</td>
<td>RxA</td>
<td>GND</td>
<td>RxB</td>
</tr>
<tr>
<td>3</td>
<td>OpA</td>
<td>RESERVED (nc)</td>
<td>OpB</td>
</tr>
<tr>
<td>4</td>
<td>IpA</td>
<td>A24</td>
<td>IpB</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>A25</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>nc</td>
<td>A26</td>
<td>nc</td>
</tr>
<tr>
<td>7</td>
<td>P2Link0Out</td>
<td>A27</td>
<td>P2Link1Out</td>
</tr>
<tr>
<td>8</td>
<td>P2Link0In</td>
<td>A28</td>
<td>P2Link1In</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>A29</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>A30</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>nc</td>
<td>A31</td>
<td>nc</td>
</tr>
<tr>
<td>12</td>
<td>P2Link2Out</td>
<td>GND</td>
<td>P2Link3Out</td>
</tr>
<tr>
<td>13</td>
<td>P2Link2In</td>
<td>VCC</td>
<td>P2Link3In</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>D16</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>nc</td>
<td>D17</td>
<td>nc</td>
</tr>
<tr>
<td>16</td>
<td>notAReset</td>
<td>D18</td>
<td>notBReset</td>
</tr>
<tr>
<td>17</td>
<td>notAAAnalyse</td>
<td>D19</td>
<td>notBAnalyse</td>
</tr>
<tr>
<td>18</td>
<td>notAError</td>
<td>D20</td>
<td>notBError</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>D21</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>D22</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>nc</td>
<td>D23</td>
<td>nc</td>
</tr>
<tr>
<td>22</td>
<td>notCReset</td>
<td>GND</td>
<td>notSubReset</td>
</tr>
<tr>
<td>23</td>
<td>notCAAnalyse</td>
<td>D24</td>
<td>notSubAnalyse</td>
</tr>
<tr>
<td>24</td>
<td>notCError</td>
<td>D25</td>
<td>notSubError</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
<td>D26</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
<td>D27</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>nc</td>
<td>D28</td>
<td>nc</td>
</tr>
<tr>
<td>28</td>
<td>notUpReset</td>
<td>D29</td>
<td>notDownReset</td>
</tr>
<tr>
<td>29</td>
<td>notUpAAnalyse</td>
<td>D30</td>
<td>notDownAnalyse</td>
</tr>
<tr>
<td>30</td>
<td>notUpError</td>
<td>D31</td>
<td>notDownError</td>
</tr>
<tr>
<td>31</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>GND</td>
<td>VCC</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 40.15 Connector P2 pin assignments
Table 40.16 Connector P3 pin assignments

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+12v</td>
<td>21</td>
<td>VCC</td>
</tr>
<tr>
<td>2</td>
<td>Vcc</td>
<td>22</td>
<td>VALWAYS</td>
</tr>
<tr>
<td>3</td>
<td>A7</td>
<td>23</td>
<td>PEXSEL*</td>
</tr>
<tr>
<td>4</td>
<td>A6</td>
<td>24</td>
<td>DSACK0*</td>
</tr>
<tr>
<td>5</td>
<td>A5</td>
<td>25</td>
<td>PROCLK*</td>
</tr>
<tr>
<td>6</td>
<td>A4</td>
<td>26</td>
<td>BERR*</td>
</tr>
<tr>
<td>7</td>
<td>A3</td>
<td>27</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td>A2</td>
<td>28</td>
<td>PEXINT*</td>
</tr>
<tr>
<td>9</td>
<td>A1</td>
<td>29</td>
<td>PEXRES*</td>
</tr>
<tr>
<td>10</td>
<td>A0</td>
<td>30</td>
<td>PEXIN*</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>31</td>
<td>PEXOUT*</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>D7</td>
<td>33</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>D6</td>
<td>34</td>
<td>SYSCLK</td>
</tr>
<tr>
<td>15</td>
<td>D5</td>
<td>35</td>
<td>R/W*</td>
</tr>
<tr>
<td>16</td>
<td>D4</td>
<td>36</td>
<td>AS*</td>
</tr>
<tr>
<td>17</td>
<td>D3</td>
<td>37</td>
<td>DS*</td>
</tr>
<tr>
<td>18</td>
<td>D2</td>
<td>38</td>
<td>PEXPR*</td>
</tr>
<tr>
<td>19</td>
<td>D1</td>
<td>39</td>
<td>VCC</td>
</tr>
<tr>
<td>20</td>
<td>DO</td>
<td>40</td>
<td>-12v</td>
</tr>
</tbody>
</table>

40.7 References


2 Data Sheet and Application Notes for 28F512 F-ROM, INMOS

3 SCN2681Datasheet, Philips/Signetics

4 DP8572Datasheet, National Semiconductor

40.8 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B016–1 VMEbus Master/Slave Board 25MHz operation</td>
<td>IMS B016–1</td>
</tr>
<tr>
<td>IMS B016–2 VMEbus Master/Slave Board 20MHz operation</td>
<td>IMS B016–2</td>
</tr>
</tbody>
</table>

Associated products

<table>
<thead>
<tr>
<th>Description</th>
<th>Order number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS S514 Device driver for Sun Workstation</td>
<td>IMS S514</td>
</tr>
<tr>
<td>IMS CA12 Card frame adapter for Sun Workstation</td>
<td>IMS CA12</td>
</tr>
</tbody>
</table>

Table 40.17 Ordering Information
FEATURES

- 5 slots for INMOS TRAMs (Transputer Modules)
- INMOS link adaptor interface to the NEC expansion bus
- Interrupt capability
- Choice of IO address
- Conforms to INMOS Module–Motherboard Architecture (INMOS Technical Note 49)
- Can be used as an interface to external transputer systems

GENERAL DESCRIPTION

The IMS B015 is a motherboard for Transputer Modules (TRAMs) for the NEC PC-9800 series of personal computers. It allows transputer modules to be fitted to a 9800 series PC for program development, and application acceleration.

The IMS B015 has five slots for TRAMs and an interface to the 9800 series PC expansion bus. This allows the PC to communicate with and reset the TRAMs. It also has connections which allow it to connect to other transputers, TRAMs, or transputer boards (such as another IMS B015).
41.1 Description

41.1.1 Link connections

The INMOS link connections on the IMS B015 are arranged as shown in figure 41.1. Two links from each TRAM slot are taken to the back connector (P1). Slots 1–4 are connected in a pipe-line. Some of the link connections can be configured by jumper blocks K1 and K2. K1 connects the PC interface link to SLOT0 link0 or connects both links to P1. K2 connects SLOT0 link2 to SLOT1 link1 or connects both links to P1.

![Figure 41.1 Link connections](image)

Thus, all of the TRAMs can be connected in a pipeline or all of the links from slot0 can be taken to P1. The PC interface link and slot1 link1 can also be taken to P1.

<table>
<thead>
<tr>
<th>link A in</th>
<th>link A out</th>
</tr>
</thead>
<tbody>
<tr>
<td>slot0 link0 in</td>
<td>slot0 link0 out</td>
</tr>
<tr>
<td>PC link out</td>
<td>PC link in</td>
</tr>
<tr>
<td>link B out</td>
<td>link B in</td>
</tr>
</tbody>
</table>

Table 41.1 K1 signals

<table>
<thead>
<tr>
<th>link C out</th>
<th>link C in</th>
</tr>
</thead>
<tbody>
<tr>
<td>slot0 link2 out</td>
<td>slot0 link2 in</td>
</tr>
<tr>
<td>slot1 link1 in</td>
<td>slot1 link1 out</td>
</tr>
<tr>
<td>link D in</td>
<td>link D out</td>
</tr>
</tbody>
</table>

Table 41.2 K2 signals

41.1.2 Link speed selection

TRAMs have two link speed select pins: LinkSpeedA and LinkSpeedB. On the IMS B015, there are five link speed select jumpers. These control the TRAM link speeds as shown in table 41.3. To determine the effect of these jumpers on the link speeds of the TRAMs you are using, refer to the data sheets for the TRAMs.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Controls</th>
<th>Inserted</th>
<th>removed</th>
</tr>
</thead>
<tbody>
<tr>
<td>J9</td>
<td>PC link</td>
<td>10Mbits/s</td>
<td>20Mbits/s</td>
</tr>
<tr>
<td>J14</td>
<td>slot0 LinkSpeedA</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>J13</td>
<td>slot0 LinkSpeedB</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>J11</td>
<td>slot1-4 LinkSpeedA</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>J12</td>
<td>slot1-4 LinkSpeedB</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 41.3 IMS B015 link speed selection
41.1.3 System Services

A TRAM has a reset input, an analyse input, and a notError output. System services is used as a collective term for these signals. The system services signals on the IMS B015 are arranged as shown in figure 41.2.

![Diagram showing system services](image)

Figure 41.2 System services

If the PC interface is enabled, system services for slot 0 come from the PC interface. If the PC interface is disabled, system services for slot 0 come from the Up port.

Some types of TRAM have three extra pins which allow them to drive reset and analyse signals and to monitor an error signal. This is termed sub-system control. A TRAM with sub-system control can reset, analyse, and monitor the error signals of other TRAMs. If the TRAM in slot 0 of the IMS B015 has sub-system control, the IMS B015 can be configured so that this TRAM controls the TRAMs in slots 1–4. The sub-system control signals from slot 0 are also available at the SubSystem port on the back connector of the IMS B015. This allows the TRAM in slot 0 to control TRAMs on other boards.

TRAMs in slots 1–4 can be controlled by the same system services signals as the TRAM in slot 0; or they can be controlled by the slot 0 sub-system. The selection is made by a single jumper.

41.1.4 Up, Down, and Subsystem

The IMS B015 has three system services ports on the back connector. These are called Up, Down, and Subsystem. Each of these ports comprises a reset, analyse, and error signal.

The Up port allows other TRAMs or transputer boards to control the IMS B015. It can be connected directly to the Down or Subsystem port of another transputer board. The PC interface must be disabled to make use of the Up port.

The Down port repeats the reset and analyse signals from the Up port if the PC interface is disabled. If the PC interface is enabled, it repeats the reset and analyse signals from the PC interface. The error signal from the Down port is reported to the PC interface if the PC interface is enabled, and to the Up port if the PC interface is disabled. The Down port can be connected directly to the Up port of another transputer board (such as another IMS B015).

The SubSystem port allows a TRAM with a sub-system controller in slot 0 of the IMS B015 to control other transputer boards. The subsystem port can be connected directly to the Up port of another transputer board.
41.1.5 PC Interface

The IMS B015 is designed to plug into any NEC 9800 series PC. It occupies one expansion slot. The interface to the PC expansion bus allows the PC to

- reset the transputer modules
- load code onto the TRAMs
- test the combined error signal from the TRAMs
- analyse the TRAM network to identify the cause of an error
- communicate with the TRAM network

The interface can be polled or interrupt driven.

41.1.6 IO Address

The IMS B015 can be placed at one of several IO addresses in the PC's IO address space. The PC interface can also be disabled so that it does not respond to any address. Table 41.4 shows which jumpers should be fitted to enable the IMS B015 at a particular IO address. The IO addresses are in hexadecimal (indicated by a #). A jumper must be fitted if there is a * in the column, otherwise it must be removed, x means that it does not matter if a jumper is fitted or not fitted. The IMS B015 occupies a block of sixteen addresses starting at the base address.

<table>
<thead>
<tr>
<th>Base address</th>
<th>J6</th>
<th>J7</th>
<th>J10</th>
</tr>
</thead>
<tbody>
<tr>
<td>#0D0</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>#1D0</td>
<td>*</td>
<td></td>
<td>*</td>
</tr>
<tr>
<td>#2D0</td>
<td></td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>#3D0</td>
<td></td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>none</td>
<td></td>
<td>x</td>
<td></td>
</tr>
</tbody>
</table>

Table 41.4 IO address

41.1.7 Reset, Analyse and Error registers

These registers allow software running on the PC to control the TRAMs on the IMS B015 and to monitor their combined error status. Their offsets from the board base address are given in table 41.5.

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Read/Write</th>
<th>Asserted State</th>
</tr>
</thead>
<tbody>
<tr>
<td>reset</td>
<td>base + #8</td>
<td>write only</td>
<td>1</td>
</tr>
<tr>
<td>analyse</td>
<td>base + #A</td>
<td>write only</td>
<td>1</td>
</tr>
<tr>
<td>error</td>
<td>base + #8</td>
<td>read only</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 41.5 PC system services register locations

Writing 1 to the reset register asserts reset to the TRAM in slot 0 and asserts notDownReset. Writing 1 to the analyse register asserts analyse to the TRAM in slot 0 and asserts notDownAnalyse. The error register indicates whether any of the TRAMs has asserted its error flag or if notDownError is asserted. A 0 is read if any of the TRAMs has asserted its error flag.
Interface link

To allow the PC to load code to the TRAM network, an interface from the PC expansion bus to an INMOS link is provided. The interface uses an IMS C012 link adaptor. This device is like a UART: it has output data and input data registers, and output status and input status registers. These are located at the addresses shown in table 41.6.

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>input data</td>
<td>base + #0</td>
<td>read only</td>
</tr>
<tr>
<td>output data</td>
<td>base + #2</td>
<td>write only</td>
</tr>
<tr>
<td>input status</td>
<td>base + #4</td>
<td>read/write</td>
</tr>
<tr>
<td>output status</td>
<td>base + #6</td>
<td>read/write</td>
</tr>
</tbody>
</table>

Table 41.6 PC interface link register locations

The output status register contains an output ready bit which is 1 if the output data register is empty. The interrupt enable bit allows the link adaptor to assert one of the NEC PC’s interrupt lines when the output data register is empty.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>output ready</td>
<td>0 if output data register is busy</td>
</tr>
<tr>
<td>1</td>
<td>interrupt enable</td>
<td>1 to enable output interrupt</td>
</tr>
<tr>
<td>2-7</td>
<td>none</td>
<td></td>
</tr>
</tbody>
</table>

Table 41.7 Output Status Register

The input status register contains a data present bit which will be 1 if the input data register contains a valid byte received from the link. The interrupt enable bit allows the link adaptor to assert one of the NEC PC’s interrupt lines when the input data register contains data.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>data present</td>
<td>1 if data has been received</td>
</tr>
<tr>
<td>1</td>
<td>interrupt enable</td>
<td>1 to enable input interrupts</td>
</tr>
<tr>
<td>2-7</td>
<td>none</td>
<td></td>
</tr>
</tbody>
</table>

Table 41.8 Input Status Register

Interrupts

The link adaptor can be made to interrupt the NEC PC when it has received or transmitted a byte. Interrupt on output and interrupt on input can be enabled and disabled separately but both conditions drive the same signal to the PC bus. The interrupt signal can be connected to either IR31, IR61 or IR121. These correspond to channels in the PC’s programmable interrupt controllers as shown in table 41.9.

<table>
<thead>
<tr>
<th>Interrupt line</th>
<th>PIC channel</th>
<th>Interrupt Vector</th>
<th>Fit Jumper</th>
</tr>
</thead>
<tbody>
<tr>
<td>IR31</td>
<td>MPIC-IR3</td>
<td>#0B</td>
<td>J5</td>
</tr>
<tr>
<td>IR61</td>
<td>MPIC-IR6</td>
<td>#0E</td>
<td>J4</td>
</tr>
<tr>
<td>IR121</td>
<td>SPIC-IR4</td>
<td>#14</td>
<td>J3</td>
</tr>
</tbody>
</table>

Table 41.9 Interrupt lines

Only one interrupt line should be driven at any time so only one of J3, J4, J5 should be fitted. If it is not desired to use interrupts, all of the jumpers should be removed.
41.1.9 External power supplies

The NEC PCs can supply a maximum of 0.5A to an expansion board. Because an IMS B015 when populated with TRAMS can require more than this, there is an option to supply power to the IMS B015 from an external power supply while remaining connected to the NEC expansion bus.

The socket for external power (P2) is the same type and pinout as a disk drive power connector. The pinout is given in table 41.10. If you wish to supply power to the IMS B015 from an external supply

1 REMOVE J1 and J2.
2 Connect a suitable 5V power supply to P2.
3 Insert the IMS B015 into the NEC PC.
4 Switch on the PC.
5 Switch on the power to the IMS B015.
6 ALWAYS turn on the IMS B015 power last and turn off the IMS B015 first.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0V</td>
</tr>
<tr>
<td>3</td>
<td>0V</td>
</tr>
<tr>
<td>4</td>
<td>5V</td>
</tr>
</tbody>
</table>

Table 41.10 P2 connector pinout

The IMS B015 and any TRAMs will then draw all of their power from the external supply but is interfaced to the PC as before. Note that the 0V of the external power supply is connected to the NEC PC 0V. P2 is also suitable for supplying power to the IMS B015 when it is not connected to a PC.
## 41.2 External Connections

<table>
<thead>
<tr>
<th>Pin</th>
<th>Row C</th>
<th>Row B</th>
<th>Row A</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>3</td>
<td>link A out</td>
<td>slot2 link0 out</td>
<td>slot4 link0 out</td>
</tr>
<tr>
<td>4</td>
<td>link A in</td>
<td>slot2 link0 in</td>
<td>slot4 link0 in</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>8</td>
<td>slot0 link1 out</td>
<td>slot2 link3 out</td>
<td>slot4 link3 out</td>
</tr>
<tr>
<td>9</td>
<td>slot0 link1 in</td>
<td>slot2 link3 in</td>
<td>slot4 link3 in</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>13</td>
<td>link C out</td>
<td>slot1 link0 out</td>
<td>slot3 link0 out</td>
</tr>
<tr>
<td>14</td>
<td>link C in</td>
<td>slot1 link0 in</td>
<td>slot3 link0 in</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>18</td>
<td>slot0 link3 out</td>
<td>slot1 link3 out</td>
<td>slot3 link3 out</td>
</tr>
<tr>
<td>19</td>
<td>slot0 link3 in</td>
<td>slot1 link3 in</td>
<td>slot3 link3 in</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>22</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>23</td>
<td>link B out</td>
<td>link D out</td>
<td>slot4 link2 out</td>
</tr>
<tr>
<td>24</td>
<td>link B in</td>
<td>link D in</td>
<td>slot4 link2 in</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>27</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>28</td>
<td>notUpReset</td>
<td>notSubsystemReset</td>
<td>notDownReset</td>
</tr>
<tr>
<td>29</td>
<td>notUpAnalyse</td>
<td>notSubsystemAnalyse</td>
<td>notDownAnalyse</td>
</tr>
<tr>
<td>30</td>
<td>notUpError</td>
<td>notSubsystemError</td>
<td>notDownError</td>
</tr>
<tr>
<td>31</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 41.11 IMS B015 back connector pinout
41.3 Specification

<table>
<thead>
<tr>
<th>feature</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRAM slots</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Interface type</td>
<td>IMS C012 link adaptor to NEC PC expansion bus</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>6.65 inch</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>5.85 inch</td>
<td></td>
</tr>
<tr>
<td>Component height above PCB</td>
<td>12.0 mm</td>
<td></td>
</tr>
<tr>
<td>Component height below PCB</td>
<td>4.0 mm</td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td>150 g</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>0–70 °C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0–50 °C</td>
<td></td>
</tr>
<tr>
<td>Power supply voltage (Vcc)</td>
<td>4.75–5.25 Volt</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>1.7 (typ.) 2.1 (max.) W</td>
<td></td>
</tr>
</tbody>
</table>

Table 41.12 IMS B015 specification

Notes:

1 This dimension includes the PCB thickness of 1.6mm.

41.4 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B015 Module Motherboard</td>
<td>IMS B015-1</td>
</tr>
</tbody>
</table>

Table 41.13 Ordering information
IMS B012
Double extended eurocard

FEATURES
- 16 transputer module (TRAM) slots
- IMS T222 – 16 bit transputer
- Two IMS C004 programmable
  32 way switches
- Double Extended Eurocard
- 40 links available at edge connectors

GENERAL DESCRIPTION
The IMS B012 is a eurocard TRAM motherboard designed to fit into standard card cages for double extended eurocards. The IMS B012 provides 16 slots for TRAMs, with IMS C004s to provide a wide variety of configurations. A possible application might be an image or speech recognition system using two B420s (vector processing TRAMs) for feature extraction, an IMS B427 (8Mbyte TRAM) running LISP or another AI language for recognition, and an IMS B419 providing graphical output, all on one board.

The IMS B012 can also be used to provide switchable backplane connectors for other boards plugged into a backplane.
42.1 IMS B012 Double Eurocard Motherboard engineering data

42.1.1 Introduction

The IMS B012 is a eurocard TRAM motherboard which is designed to fit into standard 6U, 220mm deep, DIN41494 (and IEC 297) card cages. It has slots for up to 16 TRAMs. These are transputer-based circuit modules which communicate with the outside world by means of INMOS serial links (a link is a two-wire serial communications port which can run at up to 20 MHz). The smallest TRAM is ‘size 1’. Each of the 16 sites for modules on the IMS B012 will accept a size 1 module. Each module site, or ‘slot’ has connections for four INMOS links which are designated link 0, link 1, link 2 and link 3. TRAMs which are larger than size 1 can be mounted on the B012. A larger module occupies more than one slot and need not use all of the available link connections provided by the slots which it occupies.

The B012 has two IMS C004 link switch ICs. These devices are able to connect together links from the slots and 32 links which are available on an edge connector. The connections can be changed by control data passed to the board down a configuration link, which may come from some master system or from one of the TRAMs on the B012 itself.

42.1.2 Hardware Description

The 16 module sites or slots provided by the IMS B012 are 16-pin sockets in accordance with the TRAM Specification (INMOS Technical Note 29). The slots are numbered as shown on the board silk screen and in figure 42.1.

The IMS B012 has two DIN41612 96-way edge connectors, P1 and P2. These carry almost all signals and power to/from the board and are easily identified from the board silk screen printing and from figure 42.1. P2 carries power, pipeline and configuration links and system control signals (reset and analyse and error).

NOTE — it is very important that you do not mix up P1 and P2. Unrecoverable damage to the IMS B012 will almost certainly result.

---

![Figure 42.1 IMS B012 slot positions](image_url)

Link Connections

The link connections to the 16 slots are organised as follows: Two links from each slot (links 1 and 2) are used to connect the 16 slots as a 16-stage pipeline (in a pipeline, multiple processors are connected end-
The pipeline is actually broken by jumper block K1. K1 will usually be jumpered in the standard way to give a 16-stage pipeline but can allow other combinations.

When modules larger than size 1 are used, the pipeline will be broken at the slots which are underneath large modules. Special plugs, called pipe-jumpers are provided (figure 42.3 shows a pipe jumper). These plug into the unused slot and connect the signals for links 1 and 2 together, thus connecting the pipeline through to the next TRAM in the chain.

Link 1 on slot 0 is wired to an edge connector (P2) and is called PipeHead. Link 2 on slot 15 is also taken to P2 and is called PipeTail. By connecting the pipe heads and tails from multiple boards together, a large, multi-board pipeline is created.

The other two links (links 0 and 3) of each slot are, in general, connected to two IMS C004 programmable link switches (For detailed information on the IMS C004 see the IMS C004 Link Switch Data Sheet).

The IMS C004 has 32 input pins and 32 output pins, plus an INMOS link (ConfigLink) used to send configuration information to the IMS C004. Any of the output pins can be ‘connected’ to any of the input pins, so a signal presented on the input pin would be buffered and transmitted on the output pin (with a slight delay).

The switch connections are made according to information sent to the IMS C004 down its ConfigLink. The two IMS C004s on the IMS B012 allow 64 link connections to be made under software control.

In most applications using the IMS C004, the device is treated as a 32-way Link Crossbar. This means that 32 INMOS links, each of which has two signals, may be connected to each other in an arbitrary fashion. That is to say that any of the 32 links can be ‘connected’ via the IMS C004 to any of the other 31 links. The IMS B012 uses the IMS C004s in a slightly different way, the difference being that the two signals from any particular link are routed through different IMS C004 devices. So if the LinkIn signal comes from one IMS C004, then the LinkOut signal will go to the other IMS C004. Figure 42.4 shows the general routing of link signals.
The link output signals from all the link 0s on all the slots (16 signals) are connected to 16 inputs of one IMS C004 (IC2). The link input signals from all the link 3s on all the slots (16 signals) are connected to 16 outputs of the same IMS C004. The remaining 16 inputs and 16 outputs of that IMS C004 are connected to an edge connector (P1).

The other IMS C004 (IC3) is connected similarly, except that 16 of its inputs are connected to the outputs of all link 3s on all the slots, and 16 of its outputs are connected to the inputs of all link 0s on all the slots. The remaining inputs and outputs are connected to P1.

The result of this connection scheme is that any link 0 on any module may be routed via the IMS C004s to any link 3 on any module, but may not be routed to any of the link 0s on any other module. The same is true for link 3s on any modules, they may not be routed to any other link 3. Each of the links 0 and 3 on any module may be routed to any of half of the link connections on edge connector P1 (see below).

By hardwiring two of the edge connector links together off the board, any of the slot link 0s can be routed to another slot link 0, via the two connected edge links.

MMS (Module Motherboard System) software which is available for all module motherboards allows the configuration of module interconnection to be achieved easily from a connection list description of the desired network.
Slot 0 link 0 is not directly connected to its appropriate IMS C004 pins. It is connected to edge connector P2, along with the respective pins from the IMS C004s. A link jumper connector which is supplied with the board can be used to make the connection between slot 0 link 0 and the IMS C004s. slot 0 link 0 is taken to P2 in order to provide two links which are directly connected to module 0 on an edge connector. For some applications it will be useful to by-pass the IMS C004 switches in this way.

Similarly slot 0 link 3 is connected to pins on jumper-block K1. Usually K1 will be configured to connect slot 0 link 3 to the appropriate pins on the two IMS C004s. Because there are K1 pins which are connected to pins on edge connector P2, slot 0 link 3 can be wired to the edge connector instead of to the IMS C004s. It is possible, using a non-standard configuration of K1, to take links 0, 1 and 3 from slot 0 off the board via P2. This is useful if slot 0 contains a TRAM which is controlling a system of other TRAMs or transputers.

Figure 42.5 shows the organisation of the pipeline links and the links which are available on P2 and K1.

IMS C004 link switches introduce a small delay into the signals which they switch. If multiple IMS C004s are introduced into a link signal path, as with multi-board IMS B012 systems, the link data rate may be reduced.

---

**Figure 42.5  Links Available on P2 and K1**

**P1 Links**

Connector P1 has three rows of 32 pins. All the pins in row ‘a’ are connected to ground. All the pins in row ‘b’ are link inputs and all the pins in row ‘c’ are link outputs. At each of the 32 positions along P1, the three pins from rows a, b and c together carry one link. These signals may be connected to devices with link ports in any way the user desires, as long as the correct electrical precautions required when dealing with links are taken into account. (see ‘Link Termination’).

A special connector with a small PCB attached and press-fit pins fitted into this PCB is supplied with the IMS B012. This 'mini-backplane', when fitted to P1, allows standard INMOS link cables to be plugged into P1 links. Note that these link cables are not designed for use in arduous physical environments (vibration, corrosion and pulling on the cable). This is why the IMS B012 is provided with standard DIN 41612 connec-
tors. The user may design a connection method for attaching signals to the board which best suits the particular application.

The 32 links available on edge connector P1 are numbered, for reference, starting at 'edge link 0' on pins 1 (a,b and c) through to 'edge link 31' on pins 32 (a,b and c) (see figure 42.6). This numbering scheme is for convenience and there is no obvious mapping between these numbers (the order on the edge connector) and the links to which they are connected on the IMS C004s.

![Diagram of P1 Connections](image)

Figure 42.6  P1 Connections

As explained in 'Link Connections', the IMS 8012 link switching organisation, using the two IMS C004s, does not allow complete freedom to connect any link to any other link. The following table shows which P1 edge connector links (numbered as above) may be connected to which links on the slots (via the IMS C004 link switches):

<table>
<thead>
<tr>
<th>P1 Edge Link</th>
<th>To TRAM slot links</th>
<th>P1 Edge Link</th>
<th>To TRAM slot links</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>3</td>
<td>16</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>17</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>18</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>19</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>20</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>21</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>22</td>
<td>3</td>
</tr>
<tr>
<td>7</td>
<td>3</td>
<td>23</td>
<td>3</td>
</tr>
<tr>
<td>8</td>
<td>3</td>
<td>24</td>
<td>3</td>
</tr>
<tr>
<td>9</td>
<td>3</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>26</td>
<td>3</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>27</td>
<td>3</td>
</tr>
<tr>
<td>12</td>
<td>3</td>
<td>28</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>29</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>0</td>
<td>30</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>3</td>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 42.1

The link connections on connector P1 are intended mainly for communication between the IMS B012 and other boards. However, it is also possible to use these P1 links and the IMS C004 link switches to switch
link connections for an external system. For instance, two IMS B012 boards in a card cage, unpopulated with TRAMs, may act as a 'programmable backplane' to other boards in the card cage. The connections between these boards and the IMS B012s being hard-wired.

Switch Configuration Transputer

The IMS C004 devices are controlled by an IMS T222 16-bit transputer. The IMS T222 has four links. Links 0 and 3 are connected to the two IMS C004s (link 0 to IC2 and link 3 to IC3). Link 1 is available on edge connector P2 and is called ConfigUp. Link 2 is also available on P2 and is called ConfigDown. The organisation of these links is shown in figure 42.7.

Configuration data for the IMS C004 is fed into one of the IMS T222's links (ConfigUp) from the master configuration system which must be connected to P2. The configuration system could be one of the TRAMs on the IMS B012, provided that one of its links may be connected to ConfigUp.
The Reset, Analyse and Error pins of TRAMs (and transputers) will be referred to collectively as ‘system services’ in this section. The system service signals are used to reset TRAMs and transputers, to place transputers in an analyse state (for debugging) and to carry the fact that an error has occurred in one processor in an array back to some host system which will deal with the error condition.

Some TRAMs and most evaluation boards are capable of generating the system services for other TRAMs and transputers. This is called a ‘subsystem’ control capability. The IMS B012 can be connected to another board with subsystem control and can also accommodate one TRAM with subsystem control. Furthermore, the IMS B012 can generate subsystem control signals for other boards.

System services for TRAMs are slightly different to system services for boards since the Reset and Analyse signals are active low for boards and active high for TRAMs.

The TRAMs and other circuitry on the IMS B012 splits into two sections for system services. System services for slot 0 come from the ‘Up’ pins on edge connector P2. System services for slots 1 to 15 and IC1 (the IMS T222) can either come from from ‘Up’ as slot 0, or from the Subsystem pins of slot 0, depending upon the state of switch 6.

The IMS T222 Error pin is unconnected so an error condition on IC1 can not propagate into the TRAM array.

Note that slot 0 is the only slot which has subsystem pins and that in order to use these pins it is necessary to have a module with subsystem capability installed in slot 0.

The system service signals for slot 0 are buffered and output on edge connector P2 as the ‘Down’ pins. This allows system services for multiple boards to be daisy-chained, the ‘Down’ of one board being connected to the ‘Up’ of the next.

Figure 42.9 shows the complete organisation of the system services (reset, analyse and error) on the board.
Reset and Analyse signals presented to the IMS B012 on connector P2 should have minimum low pulse widths of 1 millisecond. The subsystem pins of slot 0 are also buffered and are available on edge connector P2 as the ‘Subsystem’ pins.

The two IMS C004 link switches have a reset pin that is driven by a power-on-reset circuit. The IMS C004s can be also soft-reset by a command from the IMS T222.

The IMS T222 has 4 Kbytes of on-chip RAM. It also has an external memory interface. Circuitry on the IMS B012 is connected to the IMS T222's external memory interface which allows the reset signal to the IMS C004s to be controlled from the IMS T222. By writing a one into bit position zero in any external memory word, the reset signal to the IMS C004s is asserted. Similarly, by writing a zero into bit position zero in any external memory word, the reset signal to the IMS C004s is de-asserted.

Note that if the IMS T222 (IC1) writes to external memory and sets the IMS C004 reset signal, subsequent reseting of the IMS T222 will not alter the level of the IMS C004 reset signal. Note also that if the IMS T222 reads from any location in its external memory space then the IMS C004 reset signal will be set to an unpredictable level.

**Link Termination**

INMOS serial links have two signals, linkIn and linkOut. If a link is to be connected over a distance or between boards then some extra discrete components are needed. The linkOUT signal must be series terminated to match its load, and the linkIn should have a diode to VCC for ESD protection and a pulldown resistor to prevent the receiving transputer booting itself from a floating linkIn (see figure 42.10). The whole question of link connections is covered in detail in INMOS Technical Note 18.
1. All links on TRAMs have the link termination and protection components on the module. The PipeHead and PipeTail link connections from P2 are directly connected to the module pins (and are therefore terminated). Link 0 from slot 0 is also directly connected to P2.

2. The ConfigUp and ConfigDown link connections to the IMS T222 are connected to P2 via termination and protection components.

3. All the links on P1 (from the IMS C004s) are terminated and protected.

4. The link signals from the IMS C004s which would usually be connected to link 0 of slot 0 (via the jumper connector on P2) are terminated and protected.

5. The link signals from the IMS C004s which would usually be connected to slot 0, link 3 (via K1) are terminated and protected since it is possible to route these signals directly to an edge connector (P2).

This means that any link available on the edge connector of an IMS B012 is correctly terminated and protected.

**Error Lights**

Three yellow LED indicators are mounted on the edge of the board, opposite P1 (see figure 42.11). An indicator will be lit when a module asserts its error pin. One LED, LD1, monitors error from slot 0. The other two LEDs, LD2 and LD3, monitor error from the modules on the front row (not including slot 0), and back row of slots respectively. The front row is the group of seven slots situated along the front-panel side of the board (not including slot 0). The back row is the group of eight slots situated along the opposite edge of the board (see figure 42.11).

When the IMS B012 is installed in a card cage, LD1 is the lower of the LEDs; LD2 is the middle one and LD3 is the upper LED.
**User Power Connector**

A four pin power connector (designation P3) is mounted near the front edge of the board as shown in figure 42.12. P3 is wired to 0V, +5V and via a wide PCB track to 2 pins on P2. This connector type is the kind used on most floppy-disk drives and when the appropriate pins on P2 are wired to +12V, P3 may be used to power disk drives or similar equipment. Users may take other power signals to P3, such as ECL power supplies.

Pin 4 is connected to connected to 5V, pins 3 and 2 are connected to 0V, pin 1 is pins 3a and 3c on P2. Pin 4 is the top pin when the board is viewed as in figure 42.12.

These power pins can carry up to 3A of current and pin 1 can have up to 50V with respect to GND.

There is a pin post fitted in one corner of the board (marked GND on the silk screen). This is connected directly to the 0V plane and can be useful for attaching 'scope probe ground leads.

**Uncommitted Pins**

Nine pins on connector P2 are brought to a row of pads near to the connector at the edge of the board (see figures 42.13 and 42.14). These pads, designated P4, may be hard-wired into any circuitry on the B012 by the user for special applications. Possible uses would be RS-232 serial lines, analog signals and extra subsystem control signals. The remaining two pads of P4 are connected to ground. Pin posts can be inserted into the holes which make up P4. The posts could take a single-in-line connector similar to those used in the IMS B012 cable set.
These pins should carry no more than 50mA of current at no more than 25V with respect to GND. Note that these signals, although they are short, have not been designed to carry analog signals and may be susceptible to crosstalk.

Figure 42.13

Figure 42.14
42.2 Specifications

Mechanical Details

The IMS B012 is designed to accord with DIN 41494 and IEC 297 standards. The board dimensions are 220mm x 233.5mm with a nominal board thickness of 1.6mm. The supplied front panel width is 4HP (approx 20mm). This is compatible with a board-to-board pitch in a card cage of 0.8in. M2.5 fastening bolts are provided on the front panel, these mate with tapped holes in the card cage and fix the board securely. Front panel handles allow the board to be removed from the card cage. The front panel is required when operating the IMS B012 in a card cage, both for mechanical rigidity and to give correct cooling air flow.

Thermal Information

Adequate air flow must be provided to maintain the components on the board within their operating temperature. Air flow should run parallel to the board surface and parallel to the front panel. The amount of heat dissipated by the board depends upon the TRAMs fitted. With no modules the IMS B012 dissipates no more than 3W. With modules fitted the maximum dissipation is 67.5W. The cooling air flow for a particular application will probably need to be determined empirically.

A single board operating in static air at room temperature (and not in a rack) will usually not need forced air cooling. This kind of set-up should only be used for lab work and development work. High reliability should not be expected from boards not provided with adequate cooling.

42.3 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B012 Double Eurocard Motherboard</td>
<td>IMS B012-1</td>
</tr>
</tbody>
</table>

Table 42.2 Ordering information
IMS B018
TRAM motherboard

General Description
The IMS B018 is designed to be used in stand-alone applications which do not require a direct connection to a host computer. The board is fitted with an IMS T222 16 bit transputer, controlling all the peripheral circuits.

Features
- 8 TRAM slots
- IMS T222 transputer
- 64 Kbytes SRAM
- 256 Kbytes Flash ROM
- Two RS232 compatible serial ports
- 8K non-volatile SRAM
- Real time clock
- 4 External links
- 4 Subsystem ports
- 6U VME board profile

Flash ROM is provided to allow the TRAM network to be bootstrapped when power is applied. The Flash ROM can also be used for data storage. A battery-backed SRAM is provided for storing small amounts of frequently changed data. The battery also maintains a real time clock when power is removed from the board. 64K of zero wait state SRAM is provided for running programs.

Two serial ports allow connection to a wide variety of computer equipment. Four subsystem ports permit independent control of up to four transputer systems for use in fault tolerant or multi-user systems. Interrupts can be generated by most of the external events that the IMS T222 is required to service. Facilities are provided to reset and reboot the board if the transputer error flag becomes set or if the watchdog timer is not regularly reset. Front panel LEDs can be used to display system status.
### Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B018 TRAM motherboard</td>
<td>IMS B018–1</td>
</tr>
</tbody>
</table>

Table 43.1 Ordering Information
IMS B300
Ethernet connection system

FEATURES
- Compact desktop design, suitable for office or computer room environments.
- Provides full interface to four independent transputer networks over Ethernet.
- Uses TCP/IP protocol suite.
- Choice of single ended or differential link connections.
- Independent diagnostics and test port simplifies installation of software enhancements.
- Activity indicators for each connection.

GENERAL DESCRIPTION
The IMS B300 is a self-contained cased unit providing four transputer links and associated system services for connection to nearby transputer networks housed in their own boxes. The four links are accessed over the IEEE802.3 coaxial network by host computers running the IMS S507, IMS S607 or IMS S707 software products in conjunction with the TCP/IP protocol suite.

The unit supports both the development of transputer programs in a network environment and applications having a transputer-based compute engine used as a network resource.

44.1 IMS B300 Network connection system engineering data

44.1.1 Interfaces
Transputer links and system services signals are driven differentially by the IMS B300 for noise and isolation reasons. This provides a reliable solution for short connections to target systems in the presence of the noise levels likely to be encountered in offices. Translation is required to single-ended signals inside the target system. This can be achieved either by the IMS B415 differential link TRAM or by a similar buffering board which can be mounted in the target equipment.

The connections available on the IMS B300 also support single-ended link and services signals transparently. Single-ended operation is not recommended for reliable operation but will allow diagnostics and prototyping lab-type use to be supported with direct connections to other INMOS boards such as the IMS B008.

The network connection provides an IEEE-802.3 AUI connection. This allows connections to either 10BASE-5, 10BASE-2 and 10BASE-T physical media via suitable “tap boxes”. Note that the IMS B300 is not supplied with tap boxes.

44.1.2 Diagnostic Interfaces
Diagnosis and monitoring of a “live” unit is achieved via a serial port on the IMS B300. This expects to communicate with an ANSI compliant video terminal. A set of LED’s on the box front panel gives diagnostic information about the state of each interface.

One of the link connections has an associated services “Up” port which can be connected to a B008 or similar board in a PC. This allows field-service diagnosis of a dead unit which can not boot up from its ROMs.
44.1.3 Protocols

The IMS B300 incorporates the IMS F005 firmware, implementing the following protocol elements:

- **BSD 'Socket Library' server** This element extends support for the BSD Socket interface to transputer applications which use the separately supplied compiler libraries.
- **Linkops Connection Server** Provides access to named transputer subsystems over TCP/IP to remote users.
- **TCP and UDP transport services** The TCP implementation provides a reliable connection-oriented transport layer, designed to meet Internet standards RFC793 and RFC1122. UDP provides a datagram service, implemented to RFC768 and RFC1122. Both of these protocols are available to transputer applications via the Socket Library interface.
- **IP Network Layer** This layer is designed to meet Internet standards RFC791 and RFC1122 for IP layer behaviour.
- **Address Resolution Protocol** The dynamic Ethernet address resolution protocol, designed to meet Internet standards RFC826 and RFC1122.
- **Ethernet Data Link Layer** The Ethernet interface in the device encapsulates IP layer datagrams within Ethernet packets. The packetisation used is as specified in Internet Standard RFC894 (i.e. Ethernet V2 Packetisation). The Data Link Layer requirements of RFC1122 are also met by this layer.

44.1.4 Performance

A raw TCP data-rate of several hundred kilobytes/second is supported. This is measured as the average transfer rate achieved sending TCP data from a Socket Library application on one of the IMS B300 subsystems to a similar socket library application on a fast UNIX host, over a local Ethernet. Some reduction in total data bandwidth may occur if used with a host server or when multiple IMS B300 links are operating concurrently.

44.1.5 Specification

<table>
<thead>
<tr>
<th>Feature</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power dissipation</td>
<td>25 W</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>10–40 °C</td>
</tr>
</tbody>
</table>

Table 44.1 IMS B300 specification

Links and system services signals are buffered to levels compatible with EIA RS-422. Inputs will also receive TTL levels and one side of the differential outputs can be used to drive a TTL-compatible input. The serial interface provides a functional subset of an EIA RS-232 DCE.

The IMS B300 is powered from AC mains and is compatible with worldwide mains supplies.

The unit is shock and vibration resistant to a level consistent with office use and air-freight.

44.1.6 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B300 network connection device</td>
<td>IMS B300-1</td>
</tr>
</tbody>
</table>

Table 44.2 Ordering information
Associated Hardware Products
FEATyRES
- 12 slots for 6U VME boards
- Blanking panels provided for unused slots
- Built-in power supply capable of delivering 40A at 5V and 2 x 6A at 12V
- Built-in forced air cooling
- Accomodates INMOS VMEbus boards such as the IMS B014 and IMS B016
- Disk storage can be fitted to VME slots
- Can be configured to meet FCC regulations
- 110-120V or 220-240V operation

GENERAL DESCRIPTION
The IMS B250 VME rack is a cabinet that will accommodate up to 12 INMOS VME boards, such as the IMS B014 VMEbus motherboard and IMS B016 VMEbus master/slave board. The IMS B250 will also accept other VMEbus boards including disk storage.

The B250 provides a simple means of connecting transputer boards together with the necessary power supply and cooling requirements to provide the potential for supercomputing power.
45.1 Front panel

The VME rack is provided with the following front panel indicators:

- Mains Power
  - +5V
  - +12V
  - -12V
- System Fail (monitors VMEbus SYSFAIL*)

A reset button is also provided on the front panel (asserts VMEbus SYSRESET*).

45.2 Specification

<table>
<thead>
<tr>
<th>External dimensions</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Height</td>
<td>360   mm</td>
</tr>
<tr>
<td>Width</td>
<td>530   mm</td>
</tr>
<tr>
<td>Depth</td>
<td>420   mm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Power supply (forced air ratings)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
</tr>
<tr>
<td>24V</td>
</tr>
<tr>
<td>12–15V (1)</td>
</tr>
<tr>
<td>12–15V (2)</td>
</tr>
<tr>
<td>5–15V</td>
</tr>
<tr>
<td>Maximum output power (total)</td>
</tr>
</tbody>
</table>

Table 45.1 IMS B250 specification

45.3 Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>VME Rack 240 Volt operation</td>
<td>IMS B250-1UK</td>
</tr>
<tr>
<td>VME Rack 120 Volt operation</td>
<td>IMS B250-1US</td>
</tr>
</tbody>
</table>

Table 45.2 Ordering Information
IMS CA12
Card Frame Adapter

FEATURES
- 6U to 9U card frame adapter for SUN workstations
- Enables 6U size VME boards (for example IMS B014 and IMS B016) to be used with SUN workstations with 9U size backplanes
- Isolates the P2 user-defined pins from the backplane

GENERAL DESCRIPTION
Some VMEbus compatible card cages, notably SUN workstations, make use of the user defined pins on connector P2. It is extremely important that INMOS VME cards such as the IMS B014 and IMS B016 are not plugged into such a card cage because permanent damage to the VME card and/or SUN can result.

Although this restriction only applies to some slots in some kinds of SUN (and probably other card-cages) users should always be aware of this risk.

The solution required for the SUN is to use the IMS CA12 card frame adapter which isolates the P2 user-defined pins from the backplane.

Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>6U to 9U VME card frame adapter for SUN</td>
<td>IMS CA12</td>
</tr>
</tbody>
</table>

Table 46.1 Ordering Information
Cables for Board Products

The following cable sets are available to complement the INMOS range of board products. Sufficient cables are included with each of the INMOS board products to build the most common configurations. However, where more sophisticated systems are required, it will sometimes be necessary to use additional cables. The table below indicates the number of each cable type included in each of the available cable sets.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Cable Reference Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>10 2 1 1</td>
</tr>
<tr>
<td>B</td>
<td>10 10 1 1</td>
</tr>
<tr>
<td>C</td>
<td>3 10 10</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>1</td>
</tr>
<tr>
<td>F</td>
<td>1</td>
</tr>
<tr>
<td>G</td>
<td>1</td>
</tr>
<tr>
<td>H</td>
<td>1</td>
</tr>
<tr>
<td>I</td>
<td>1</td>
</tr>
<tr>
<td>J</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 47.1 Cable sets

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>10cm long link cable, terminated by two standard link connectors</td>
</tr>
<tr>
<td>B</td>
<td>50cm long link cable, terminated by two standard link connectors</td>
</tr>
<tr>
<td>C</td>
<td>1m long link cable, terminated by two standard link connectors</td>
</tr>
<tr>
<td>D</td>
<td>2m long link cable, terminated by two standard link connectors</td>
</tr>
<tr>
<td>E</td>
<td>10cm long reset cable, terminated by two standard reset connectors</td>
</tr>
<tr>
<td>F</td>
<td>50cm long reset cable, terminated by two standard reset connectors</td>
</tr>
<tr>
<td>G</td>
<td>1m long reset cable, terminated by two standard reset connectors</td>
</tr>
<tr>
<td>H</td>
<td>2m long reset cable, terminated by two standard reset connectors</td>
</tr>
<tr>
<td>I</td>
<td>3 x 1 pin strip, suitable for routing subsystem signals between TRAMs and motherboards</td>
</tr>
<tr>
<td>J</td>
<td>8 x 1 TRAM pin extender strips, suitable for raising TRAMs above components mounted on motherboards</td>
</tr>
</tbody>
</table>

INMOS is a member of the SGS-THOMSON Microelectronics group.
<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>K</td>
<td>8 x 1 pipe jumper strips, suitable for maintaining the link pipeline structure on motherboards</td>
</tr>
<tr>
<td>L</td>
<td>Pixel bus terminator module, suitable for use with the distributed graphics system (IMS B409-1)</td>
</tr>
<tr>
<td>M</td>
<td>37-way 'D' type connector to standard link pin converter, suitable for use with some motherboards (for example IMS B008-1, IMS B014-1, IMS B017-1)</td>
</tr>
<tr>
<td>N</td>
<td>1m long RGB cables terminated at one end with SMB connectors and at the other with BNC connectors. These are suitable for use with the graphics interface TRAMs (for example IMS B409-1, IMS B419-4)</td>
</tr>
<tr>
<td>O</td>
<td>50 cm long ribbon cable designed to connect a GPIB interface TRAM (for example IMS B421-10) to the standard IEEE-488 bus.</td>
</tr>
</tbody>
</table>
Application Notes
Dual-In-Line Transputer Modules (TRAMs)

(INMOS Technical Note 29)
48.1 Background

In the early days of the transputer, INMOS built a number of transputer evaluation boards. Most are the same size (220mm x 233.4mm), have different transputer configurations, different amounts of memory, transputer graphics or several transputers.

INMOS has also produced boards to fit some particular computers.

The need

It would have been nice if we had been able to offer all the different transputer configurations to fit into these and other personal computers. But instead of about ten different designs of boards, this would have meant 30 different designs. And there was market demand for transputers to plug into VME, to VAX, to SUN, to other workstations, process control computers, minicomputers, mainframes. And there was further demand for more configurations, such as more memory per transputer, more transputers with less memory, or the same memory in much less space, graphics and other different peripherals......

Clearly to produce all these different transputer configurations, to plug into all these different computers, would need over 100 different board designs. Even if INMOS could design those, it would be foolish to stock and sell so many different designs. But a genuine market demand existed to be met. Somehow we had to separate the transputer configuration from the computer and its size and shape of board.

Meeting the need

A small range of transputer modules (TRAMs), implemented as modular subsystems, and a small range of motherboards with sockets for the TRAMs, offered this separation.

Users can mix and match different physical sizes of TRAMs — TRAMs with different memory sizes and with different functions. By mixing and matching, many more than 100 different combinations are possible.

An advantage to many customers who have the expertise in interfacing to their own computers is that they can design their own motherboards, and use the ready-built transputer configuration supplied as TRAMs. This greatly reduces the time needed to prototype a transputer system. Many customers are also finding it easier to continue to build their systems based on TRAMs.

The building block

In effect the TRAM is a board level transputer, with a very simple standardized interface. The building block concept is practically realized by integrating memory and peripheral functions on board, and by limiting the pin out to 16 pins (although some modules use several sets of these 16 pins). It is just as easy to build transputer circuits with modules as it used to be to build logic circuits out of TTL.

Several of the TRAMs are densely packed, offering thousands of MIPs, hundreds of MFLOPs and many megabytes, all on a few motherboards in a small box.

Why so small?

The size comes from considering how small a transputer could become. As the chip is about 1cm square, it would not fit with a 0.3" 16 pin DIP, but it would fit into a 0.6" 16 pin DIP. Put four of these on a regular prototyping board with rows of sockets on 0.3" centres and you have a set of pins 9–16 just 3.3" away from pins 1–8. Add enough at each end for mechanical fixing and width for a PGA to give the final size.

So the size was primarily chosen to fit standard prototyping boards. Conveniently, the size also fits the IBM PC, VME boards, as well as a host of other computers.
48.2 Introduction

TRAMs are small subassemblies of transputers (or other components with INMOS links), a few discrete components, and sometimes some RAM and/or application specific circuitry. They:

- interface to each other via INMOS links
- have a standard pinout
- come in a range of standard sizes

The basic size of a TRAM is 1.05" by 3.66" overall, about half the size of a credit card. This basic size is referred to as Size1. Larger TRAMs can be up to 8.75" by 3.66", which fits comfortably on an IBM PC board or on a VME board (this largest size is referred to as Size8). Smaller TRAMs (hybrids or silicon, not yet implemented) can be as small as a 16 pin DIP with leads on 0.6" centres.

The standard pinout and standard sizes of TRAMs make it very simple for users to build customized motherboards with sockets for TRAMs. These can either be in prototype form (Perfboard, Vectorboard or Vero-board), or in printed circuit form.

TRAMs may be plugged into the TRAM sockets on any of a wide range of TRAM motherboards made by INMOS and many of INMOS' customers, to fit most of the popular computers and busses.

Most of the motherboards include C004 link switches, so that users can configure their own networks to match the structure of the problem they are trying to solve.

The TRAM standards referred to above are independent of:

- transputer type (IMS T222, T414, T800, T425, T801, etc.)
- number of transputers (1, 4, 8, 12, 16 are all possible)
- wordlength of transputer (16 bits on T222, 32 bits on T800)
- speed (from 17.5 to 30MHz and beyond)
- function (transputer plus RAM, disk control, other peripheral control)
- memory size (no external RAM up to many megabytes)
- package (68, 84, 100 pins. PGA, or surface mount PLCC and PQFP )
- implementation (through-hole PCB, surface mount PCB, hybrid, silicon)
48.3 Functional description

48.3.1 Pinout of size1 module

The pins include four INMOS links, which require no off-module buffering.

Table 1 shows the pinout. This pinout has been chosen partly to simplify layout of the motherboard, and partly to simplify the layout of the TRAM.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Link2out</td>
</tr>
<tr>
<td>2</td>
<td>Link2in</td>
</tr>
<tr>
<td>3</td>
<td>VCC</td>
</tr>
<tr>
<td>4</td>
<td>Link1out</td>
</tr>
<tr>
<td>5</td>
<td>Link1in</td>
</tr>
<tr>
<td>6</td>
<td>LinkSpeedA</td>
</tr>
<tr>
<td>7</td>
<td>LinkSpeedB</td>
</tr>
<tr>
<td>8</td>
<td>Clockin(5MHz)</td>
</tr>
</tbody>
</table>

Table 48.1 Standard TRAM pinout

When LinkSpeedA and LinkSpeedB are both low, the TRAM links operate at 10Mbits/s. When they are both high, the links operate at 20Mbits/s. Other states of these pins are reserved for future enhancements.

The notError signal is driven by an open collector transistor so the signal can be wire ORred. This allows for the error line to be bussed in the same way as Clock, Reset, and Analyse. The fan-in of the notError signal must be controlled, and it is recommended that no more than ten notError outputs are wired together.

Pin 1 is marked by a silk screened triangle.

48.3.2 Pinout of larger sized modules

Figure 48.1 shows two adjacent Size1 TRAMs side by side. Notice that the orientation of the two modules is different. This difference in orientation serves two purposes: cooling of Size1 modules is improved; and it makes it possible at some future date to have Single-In-Line modules.
Many modules, and all the early products IMS 8401 to 8405, contain a single transputer, and so do not need more than one set of 16 pins for electrical signals. Modules larger than Size1, however, are assembled with extra sets of 16 pins; the extra pins give mechanical support, allow modules to be stacked, and provide extra GND and VCC pins. A Size2 module with one transputer is shown in figure 48.2a.

![Diagram](image)

Figure 48.2 Size2 TRAMs with one and four transputers

TRAMs may be built with more than one transputer, or with transputers having more than four links. An example of a possible TRAM with more than one transputer is shown in figure 48.2b. This has four transputers connected as a square, in the same way as the IMS B003 and B006. (In practice, if INMOS were to produce a TRAM with four transputers, the links would probably be routed to make better use of standard motherboard connections.)

The detailed pinouts of larger modules are shown with the mechanical details in section 48.8 and assume that each TRAM has a single transputer, with four links.

Notice that the Size2 module and the Size4 module have the pins which are actually used at one end. The Size8 module (when it has a subsystem capability) has the pins which are used in the middle.
48.3.3 TRAMs with more than one transputer

Standards for pinout of transputers with more than one transputer are to be defined.

48.3.4 Extra pins

TRAMs may include application specific circuitry which requires pins other than the standard 16 pins. Examples are peripheral controllers or pipelines used for graphics or signal processing. The recommended connector for these is a strip of pins on 0.1" grid, such as a strip cable socket will attach to.

48.3.5 Subsystem signals driven from a TRAM

It is useful for TRAMs to be able to control a network of transputers and/or more TRAMs. Such a slave network is known as a subsystem of the master, and the set of control signals from the module are described as a subsystem port.

The subsystem port consists of three signals: SubsystemReset and SubsystemAnalyse, which enable the master to reset and analyse its subsystem; and SubsystemnotError, which is used to monitor the state of the error flag in the subsystem. The polarity of these signals is such that a motherboard can be built with a master TRAM controlling slave TRAMs via its subsystem port with no buffering or gating. (Note that a change of polarity may be required for a subsystem port which goes off the motherboard.)

The three subsystem signals are located on low profile sockets which are positioned 0.1" inside the standard module pins 1–3. This is illustrated by figure 48.3.

The pinout is as follows:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1a</td>
<td>SubsystemnotError</td>
</tr>
<tr>
<td>2a</td>
<td>SubsystemReset</td>
</tr>
<tr>
<td>3a</td>
<td>SubsystemAnalyse</td>
</tr>
</tbody>
</table>

The sockets are fitted into the module PCB upside-down. The motherboard into which the module is plugged will also have three such sockets in the corresponding positions, but fitted from the component side in the usual fashion. The connection between the module and the motherboard is then made by a double-ended header, strip (see figure 48.4). This arrangement ensures that if the subsystem port of a module is not used, the module remains mechanically compatible with modules which do not have subsystem ports.
Subsystem registers

The subsystem is controlled by reading and writing to addresses in positive address space (i.e. location zero onwards). On all INMOS evaluation boards and TRAMs, two BYTE locations are used, where each byte is the least significant byte of a 32 bit word. A further two locations control parity generation logic, which will be described in section 48.3.6. These four locations are permitted to repeat throughout the whole of the positive address space.

The subsystem registers are located at the following addresses for 32 bit transputers

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>SubSystemResetLatch (write only)</td>
<td>#00000000</td>
</tr>
<tr>
<td>SubSystemAnalyseLatch (write only)</td>
<td>#00000004</td>
</tr>
<tr>
<td>SubSystemnotError (read only)</td>
<td>#00000000</td>
</tr>
</tbody>
</table>

The subsystem port operates as follows:

Writing a 1 into bit 0 of #80000000 asserts SUBSYSTEM Reset;
Writing a 0 into bit 0 of #80000000 deasserts SUBSYSTEM Reset.

Writing a 1 into bit 0 of #80000004 asserts SUBSYSTEM Analyse;
Writing a 0 into bit 0 of #80000004 deasserts SUBSYSTEM Analyse.

A 1 read from bit 0 of #80000000 indicates that SUBSYSTEM Error is TRUE.
A 0 read from bit 0 of #80000000 indicates that SUBSYSTEM Error is FALSE.

The subsystem is reset or analysed under the control of the transputer on the TRAM, but must also be reset when the TRAM itself is reset. To pass the signals on to the subsystem, the following combinational logic is included:

SubsystemReset = Reset OR SubsystemResetLatch
SubsystemAnalyse = Analyse OR SubsystemAnalyseLatch
the latches are initialized at power-on to be inactive.

Note that SubsystemError does NOT propagate to the TRAM’s notError pin.

Multiple subsystems

TRAMs may contain more than one subsystem port. They should have their locations separated by 16 bytes.
48.3.6 Memory parity

TRAMs may include parity logic for external RAM. The implementation on TRAMs must ensure that there is no way that corrupt data can reach any other transputer.

One way to achieve this is that if a parity error occurs, the wait signal is held active so the memory cycle does not complete. All data in memory is lost, however, when an error occurs, and the memory cycle is slowed down by the parity check.

Parity checking may be enabled or disabled by writing to a parity control register. If parity is enabled and an error occurs, the error is ORed in to the notError signal from the module. Information on the cause of the error can be found by examining the parity status register.

Reset disables parity checking and deasserts MemWait. When the transputer is analysed, MemWait is deasserted and the contents of the parity status register are preserved.

The parity registers are as follows:

<table>
<thead>
<tr>
<th>Register</th>
<th>Hardware byte address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parity control (write only)</td>
<td>#00000008</td>
</tr>
<tr>
<td>Parity status (read only)</td>
<td>#00000008</td>
</tr>
</tbody>
</table>

The locations are used as described below:

Writing a 1 into bit 0 of #80000008 enables parity error detection;
Writing a 0 into bit 0 of #80000008 disables parity.

Reading the contents #80000008 returns the status of the parity detection hardware.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 0</td>
<td>Indicates a parity error has occurred.</td>
</tr>
<tr>
<td>Bits 1 &amp; 2</td>
<td>Indicate the BYTE in which the error occurred. (Bit 1 is Isb).</td>
</tr>
<tr>
<td>Bits 3..n</td>
<td>Indicate the BANK in which the error occurred. (Bit 3 is Isb).</td>
</tr>
</tbody>
</table>

48.3.7 Memory map

The memory map should be of the form:

ROM top of memory
Peripherals
Subsystems
External RAM
On-chip RAM bottom of memory

In the particular case of TRAMs with 32 bit transputers, the memory map should be as follows:

<table>
<thead>
<tr>
<th>Byte address</th>
<th>Description</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>7FFF FFFF</td>
<td>Boot from ROM</td>
<td></td>
</tr>
<tr>
<td>7FFF FFFE</td>
<td>Peripheral</td>
<td></td>
</tr>
<tr>
<td>0000 000C</td>
<td>Parity status and control</td>
<td></td>
</tr>
<tr>
<td>0000 0008</td>
<td>SubsystemAnalyseLatch</td>
<td></td>
</tr>
<tr>
<td>0000 0004</td>
<td>SubsystemResetLatch</td>
<td></td>
</tr>
<tr>
<td>0000 0000</td>
<td>RAM</td>
<td></td>
</tr>
<tr>
<td>8FFF FFFF</td>
<td>RAM</td>
<td></td>
</tr>
<tr>
<td>Memstart</td>
<td>RAM</td>
<td>Both internal and external RAM</td>
</tr>
</tbody>
</table>
Substantial logic can often be saved by not fully decoding the hardware address. An effect of not fully decoding the address is that hardware can appear at multiple addresses.

In particular, if the module does not have a subsystem, the RAM can repeat throughout the address space, including the positive address space (above location 0).

The Subsystem and parity locations can also repeat throughout the positive address space.

![Recommended circuit between TRAM pins and transputer](image)

Figure 48.5 Recommended circuit between TRAM pins and transputer

### 48.4 Electrical description

#### 48.4.1 Link outputs

Link outputs must be terminated so that the combined output impedance of the transputer plus termination resistors is 100 ohms ± 20%. For the optimum value of resistor, see the appropriate transputer data sheet.

#### 48.4.2 Link inputs

Link inputs may be taken off a module motherboard and so must be protected from positive ESD by a diode to VCC. Signal diodes such as 1N4148 or LL4148 may be used. To prevent an unconnected link input from floating high, link inputs must be pulled down to GND by a resistor, preferred value 10K ± 5%.

#### 48.4.3 notError output

The notError output is a wired OR signal driven by an open collector or an open drain. Maximum leakage should not exceed 10 microamps. Maximum saturation voltage when the transistor is ON and is sinking 10 mA should not exceed 0.4 V. A suitable transistor is BC846 (SOT23) with a 10K resistor between the transputer’s Error pin and the transistor base. The pullup resistor on the module motherboard should draw between 5mA and 10mA when a transistor is ON.

Although the above is conservative and should allow a fan-in of several hundred, it is recommended that the fan-in is limited to 10.

#### 48.4.4 Reset and analyse inputs

These signals are connected directly from the TRAM pins to the transputer. They must always be driven by buffers on the module motherboard. Because the motherboard will often have filters on the Reset and Analyse signals, the Reset pulse width should be much wider than specified for the transputer. Recommended pulse width is 5 ms, with a delay of 5 ms before sending anything down a link.
48.4.5 Clock input
The TRAM must not present excessive capacitance to the clock input signal. The clock input should therefore be limited to a single load, which should be connected to the TRAM pin by a trace no longer than 30mm.

Particular care should be taken on the module motherboard to ensure that the clock input is clean, with fast edges, minimal undershoot, and minimal jitter (see transputer data sheet for clock specification).

48.4.6 notError input to subsystem
The notError input should not have a pullup resistor on the TRAM. The pullup resistor must be on the motherboard.

48.4.7 GND, VCC
Adequate high frequency decoupling capacitors must be used. In particular there should be decoupling capacitors close to the GND pin and to the VCC pin of each TRAM. Recommended value is 100 nF, preferably at least half as many as the module has ICs.

48.5 Mechanical description
In the following, dimensions are quoted in inches for PCB length, width and related dimensions; all other dimensions are quoted in millimetres.

48.5.1 Width and length

![Diagram of TRAM sizes](image)

Figure 48.6 TRAM sizes
The basic size of a TRAM is a very wide 16 pin DIP, with 3.3" between the two rows of pins. These TRAMs fit on a 3.6" pitch on their length, and a 1.1" pitch on their width. Extra length is added beyond the pins to hold the pins, to provide for mechanical fixing, and to polarise the module shape.

TRAMs can be made larger than the standard size by keeping the 3.3" between pins and using two or more sets of the 16 pins.

TRAMs can be made smaller than the standard size, down to a 16 pin DIP with 0.6" between the two rows of pins, or 1.5" between the pins. These sizes will normally be used for single chip modules or hybrids.

In general the printed circuit TRAMs are longer than the pitch between the two rows of pins. The TRAMs are also wider than the 0.8" suggested by 16 pins. The small TRAMs may be side-brazed DIPs, as short as 0.8" long. The top drawing in figure 48.6 shows a Size1 module and how the jigsaw pattern fits together between adjacent modules. The lower drawing in figure 48.6 shows the various sizes of TRAM. Detailed dimensions of the different sizes are given in section 48.8.

48.5.2 Vertical dimensions

There are no vertical height constraints for TRAMs. However, keeping the height of a TRAM, both below and above the board, within certain limits allows the TRAM to fit together with other TRAMs and motherboards.

Figure 48.7a shows height specifications, both above and below the TRAM PCB. Figure 48.7b shows how this vertical size fits onto a motherboard which has no components under the TRAM. Figure 48.7c shows the same TRAM fitted above components on a motherboard, using spacer socket strips to gain extra height.

Figure 48.7d shows another height specification which allows components such as zip packaged ICs and SMB connectors to be used on the TRAM, whilst permitting these TRAMs to fit onto motherboards in a 0.8" pitch card cage. Note that this is only possible when there are no components under the TRAM on the motherboard.

The TRAMs are specified to make it possible to stack one TRAM above another in some circumstances. The combination of physical and thermal constraints on stacking has meant, however, that for a number of TRAM implementations stacking is not possible. The figure showing stacked TRAMs (which appeared in earlier versions of this document) has therefore been removed in this version.
It is recommended that any component reaching a maximum specified height has an insulating surface.

Note that the datum for component heights on both sides of the TRAM is the component side surface. This datum is also used for the stackable socket to minimize tolerance buildup.

Components must not interfere with the TRAM pins, and so the area shown in figure 48.8 must be left free of components.

Components may be placed in the cross hatched area between stackable sockets, indeed this is a suitable place for tantalum decoupling capacitors.
48.5.3 Direction of cooling

TRAMs should be designed so that cooling air can flow freely across the width of the module, or in other words parallel to pins 1 to 8 rather than from pin 1 to pin 16. Care should also be taken to ensure that the surface of a module is not too flat: projections cause turbulence which improves cooling.

48.6 TRAM pins and sockets

48.6.1 Stackable socket pin

The stackable pin socket is shown in figure 48.9.

![Stackable socket pin diagram]

Note: All dimensions in mm.

- Top of pin/contact assy must line up exactly with top of wafer (if wafer fitted)
- 1.473 dia. ± 0.012 (barb)
- Left side shown fitted in wafer, Right side shown without wafer.
- 1.346 dia. ± 0.025
- Splined, 1.1 dia. ± 0.01
- 0.5 radius
- Spherical end
- Dimension A is to bottom of contact, 2.3 max.
- Dimension B is to seating plane of pin, 0.6
- Tolerances on lengths ± 0.05
- Finish (on both shell and contact): Commercial quality gold.
- Material: see separate specification on bending/breaking.

Figure 48.9 Stackable socket pin

Approved manufacturers of the stackable socket pin are (with part numbers): ¹

<table>
<thead>
<tr>
<th>Individual socket pin</th>
<th>Strip of 8 sockets</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scott 128-446</td>
<td>15108-128-446</td>
</tr>
</tbody>
</table>

The individual socket is used on the TRAMs themselves. Strips of 8 sockets are used on TRAM motherboards and as spacers (as in figure 48.8) between TRAMs and motherboards.

48.6.2 Through-board sockets

The component height given in figure 48.7 means that there is not enough height for conventional sockets for the components. A number of manufacturers make sockets which fit into a PCB in such a way that the thickness of the PCB is used for the socket, rather than extra height above the board.

INMOS has seen and used the following sockets. No particular recommendation for any of these is given or implied. Other manufacturers have shown data sheets for similar sockets with a height of approximately 0.8mm. The Augat ‘Holtite’ sockets, which sit below the PCB surface, have been seen but not used. The

¹ These parts are available from Scott Electronics Ltd, Tonbridge, Kent, England (Tel: 0372 359270), or Andon Electronics Corp, Albion, RI, USA (Tel: 401 333 0388).
Augat 'Soldertite' sockets have similar dimensions to the Harwin 3153 and have been seen in prototype quantities. All of the sockets are available individually or assembled into strips; some are available in DIP and PGA format.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>type</th>
<th>height above PCB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Harwin (UK)</td>
<td>H 3153-01</td>
<td>0.38mm</td>
</tr>
<tr>
<td>Mark Eyelet (AMP) (US)</td>
<td>M8043PEC</td>
<td>0.2mm approx</td>
</tr>
<tr>
<td>PreciDIP (Switzerland)</td>
<td>014-92-001-41-012</td>
<td>0.4mm</td>
</tr>
<tr>
<td>Advanced Interconnections (US)</td>
<td>type -85</td>
<td>0.78mm</td>
</tr>
<tr>
<td>Harwin (UK)</td>
<td>H 3155-01</td>
<td>1.2mm</td>
</tr>
<tr>
<td>PreciDIP (Switzerland)</td>
<td>type 1407</td>
<td>0.8mm</td>
</tr>
</tbody>
</table>

48.6.3 Subsystem pins and sockets

The preferred socket to fit on the solder side of the TRAM is Harwin H 3153-01, and on the motherboard also. Samtec pin strip HLT-03-G-R is suitable for connecting between these sockets.

48.6.4 Motherboard sockets

The TRAM pins/stackable sockets will plug into any standard IC socket. To meet the component heights given in figure 48.7, the stackable socket (see section 48.6.1) must also be used on the motherboard.

Motherboard sockets for the Subsystem signals should be the 0.38mm or 0.4mm sockets referred to above.

48.7 Mechanical retention of TRAMs

Vibration tests have shown that in a normal office or laboratory environment, the TRAMs remain plugged into their sockets. In transit, however, or in an environment where there is vibration, some form of mechanical retention may be necessary.

![Figure 48.10 Fixing holes for mechanical retention](image)

The detail drawings of the module sizes in section 48.8 show fixing holes in the modules. Similar fixing holes should be drilled in the motherboard as shown in figure 48.10. M2.5 nylon bolts may be used between these fixing holes to secure the modules.
48.8 Profile drawings

Note: all dimensions are in inches and measured from the datum line.

Figure 48.11 PCB profile drawings and pinout, TRAMs Sizes 1 and 2
Dual-In-Line Transputer Modules (TRAMs)

Note: all dimensions are in inches and measured from the datum line

Figure 48.12 PCB profile drawings and pinout, TRAMs Size 4
Figure 48.13  PCB profile drawing and pinout, TRAMs Size8 without subsystem
Dual-In-Line Transputer Modules (TRAMs)

Note: all dimensions are in inches and measured from the datum line.

Datum (pin 1)

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.100</td>
<td>NC</td>
</tr>
<tr>
<td>0.150</td>
<td>NC</td>
</tr>
<tr>
<td>0.180</td>
<td>NC</td>
</tr>
</tbody>
</table>

Size 8 module with subsystem

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.775</td>
<td>NC</td>
</tr>
<tr>
<td>0.875</td>
<td>NC</td>
</tr>
<tr>
<td>0.925</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.076</td>
<td>NC</td>
</tr>
<tr>
<td>1.200</td>
<td>NC</td>
</tr>
<tr>
<td>1.224</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.480</td>
<td>GND</td>
</tr>
<tr>
<td>1.700</td>
<td>NC</td>
</tr>
<tr>
<td>1.975</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.025</td>
<td>NC</td>
</tr>
<tr>
<td>2.244</td>
<td>NC</td>
</tr>
<tr>
<td>2.424</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.975</td>
<td>NC</td>
</tr>
<tr>
<td>3.075</td>
<td>NC</td>
</tr>
<tr>
<td>3.276</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.300</td>
<td>NC</td>
</tr>
<tr>
<td>3.680</td>
<td>NC</td>
</tr>
<tr>
<td>3.925</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.225</td>
<td>NC</td>
</tr>
<tr>
<td>4.500</td>
<td>NC</td>
</tr>
<tr>
<td>4.624</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.720</td>
<td>NC</td>
</tr>
<tr>
<td>5.000</td>
<td>NC</td>
</tr>
<tr>
<td>5.124</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.175</td>
<td>NC</td>
</tr>
<tr>
<td>5.275</td>
<td>NC</td>
</tr>
<tr>
<td>5.476</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.600</td>
<td>NC</td>
</tr>
<tr>
<td>5.880</td>
<td>NC</td>
</tr>
<tr>
<td>6.425</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.700</td>
<td>NC</td>
</tr>
<tr>
<td>6.824</td>
<td>NC</td>
</tr>
<tr>
<td>7.375</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.475</td>
<td>NC</td>
</tr>
<tr>
<td>7.625</td>
<td>NC</td>
</tr>
<tr>
<td>7.900</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.080</td>
<td>NC</td>
</tr>
<tr>
<td>8.300</td>
<td>NC</td>
</tr>
<tr>
<td>8.575</td>
<td>NC</td>
</tr>
</tbody>
</table>

Figure 48.14 PCB profile drawing and pinout, TRAMs Size 8 with subsystem.
Module
Motherboard
Architecture

(INMOS Technical Note 49)
49.1 Introduction

INMOS transputer modules are designed to form the building blocks of parallel processing systems. They consist of printed circuit boards in a range of sizes which typically hold a member of the transputer family of processors, some memory and perhaps some application specific circuitry. A module needs only a 5 volt power supply and a 5MHz clock to operate. These are supplied to the module through pins on the periphery of the board. Other pins bring out the transputer’s serial links and reset, analyse and error signals. Some modules can control a subsystem of other modules through another set of pins. The Dual-In-Line Transputer Modules (TRAMs) document provides a complete specification of INMOS transputer modules.

In order to use modules as parallel processing building blocks INMOS has developed a range of motherboards. While these boards provide access to transputers from a number of different host machines, they have a common architecture to allow control and interconnection of potentially large numbers of transputers. This document describes the generic architecture of module motherboards. It is recommended that this specification is followed when designing in order to preserve compatibility with INMOS module motherboards.

49.2 Module motherboard architecture

The INMOS range of module motherboards has a common architecture making it easy to build and configure systems consisting of large numbers of transputer modules. The goals aimed at in the design of the module motherboards, and the architecture developed to achieve them, are described below.

49.2.1 Design goals

- To be able to build systems with any number of transputer modules in any combination of type or size
- To be able to build a variety of different kinds of network (e.g. arrays, trees, cubes, etc.)
- Enable any number of motherboards to be chained together
- Make transputer link connections easily configurable by software
- To be able to run test and applications programs on transputers without first configuring links
- Provide a standard hardware interface to configuration and applications software
- Allow hierarchical control of systems of transputers
- Make the transputer hardware and software independent of the host system

49.2.2 Architecture

In order to achieve the design goals outlined above, a standard architecture is adopted for all module motherboards. The rest of this document describes the motherboard architecture in detail, but the salient features are given below.

- The modules in a network are connected in a pipeline using two links from each module
- The remaining links from each module are taken to IMS CO04 programmable link switches
- A number of links are taken from IMS CO04s to edge connectors for wiring to other boards
- Each IMS CO04 is controlled by an IMS T222 transputer
- The IMS T222s are connected in a separate pipeline
• The first module in the pipeline on a particular motherboard can control a subsystem of other transputers that may reside on the same motherboard, another motherboard or may be distributed across a number of boards.

• An interface may be provided to enable a non-transputer based host system to control and communicate with a motherboard.

49.3 Link configuration

Transputers communicate with each other via serial links operating at 10 or 20Mbits/s. The module motherboard architecture facilitates the interconnection of links between transputer modules by providing a standard hardware link configuration and allowing software configuration using IMS C004 programmable link switches. Links should be interconnected by properly terminated transmission lines (PCB trace or cable) having a characteristic impedance of 100Ω. INMOS Technical note 18, Connecting INMOS links, gives full details on all aspects of connecting links.

49.3.1 Pipeline

Each module resides in a module slot which provides two sockets that take the 16 pins of a size 1 module. A motherboard may have any number of module slots, determined only by the physical size of the board. The slots are numbered starting at slot 0.

All the modules on a motherboard are connected in a pipeline as shown in figure 49.1.

![Module pipeline](image)

Figure 49.1 Module pipeline

Link 2 of the module in slot 0 is connected to link 1 of slot 1 and so on for the rest of the pipeline. Link 1 of module slot 0 (Pipehead) and link 2 of the last module slot (Pipetail) are brought out to an edge connector thus enabling the pipelines of any number of boards to be chained together by connecting Pipehead of one board to Pipetail of the next. See figure 49.2.

![Module pipeline on several boards](image)

Figure 49.2 Module pipeline on several boards

Some applications may not require a full complement of modules or may use size 2 or larger modules which take up more than one slot, but use only one slot for electrical connection. In either case the pipeline will be broken unless steps are taken to keep it intact. A pipe jumper is a small connector used for this purpose. See figure 49.3. It plugs into an unused module slot and connects link 1 of that slot to link 2 of the same slot, thus preserving the pipeline.
Module motherboard architecture

49.3.2 IMS C004 link configuration

An IMS C004 programmable link switch is used for software configuration of links. This device is a crossbar switch which can handle up to 32 links. It can connect any of the 32 link inputs to any of the 32 link outputs under software control from a separate configuration link.

Links 0 and 3 of each module are taken to an IMS C004 or a number of IMS C004s, depending on the number of links. Links may be taken from an IMS C004 to an edge connector to allow links from one motherboard to be connected to those of another.

The number of IMS C004s required on a particular motherboard depends on the number of modules the board can hold. The exact arrangement of IMS C004 links is not specified here in order to give the designer maximum flexibility for his particular application. The only restriction is that links 0 and 3 of each module are taken to a C004. This may be done in a number of ways. For example:

- Link 0s may be taken to one IMS C004 or a set of IMS C004s; link 3s may be taken to another IMS C004 or a set of them
- Both Link 0s and link 3s may be taken to the same IMS C004(s)
- LinkOut0s and LinkOut3s may be connected to an IMS C004 or a set of the same, while LinkIn0s and LinkIn3s are taken to another IMS C004 or a set of them

49.3.3 T222 pipeline and C004 control

Each IMS C004 on a motherboard is controlled from an IMS T222 16-bit transputer as shown in figure 49.4. An IMS T222 can control up to two IMS C004s via its links 0 and 3. Links 1 and 2 of each IMS T222 are used to connect the transputers in a configuration pipeline. Link 1 of the first IMS T222 on the board is taken to an edge connector designated ConfigUp; link 2 of the last IMS T222 in the board's configuration pipeline is also taken to an edge connector designated ConfigDown. In this way the configuration pipelines of any number of motherboards may be chained together by connecting ConfigDown of one board to ConfigUp of the next, enabling a network of transputer modules spread over several boards to be configured from software.
The IMS C004 configuration data may come from software running on a module residing on the first motherboard in the system. It is therefore necessary to be able to connect a link of that module to the board's configuration pipeline. A jumper provides the option of connecting link 1 of the first IMS T222 in the configuration pipeline either to ConfigUp or to link 1 of module slot 0. In the latter, the jumper also disconnects PipeHead on the edge connector from slot 0 link 1. This is shown diagrammatically in figure 49.5.

49.3.4 Software link configuration

The hardware configuration described in Sections 49.3.2 and 49.3.3 provides the standard architecture recognised by the Module Motherboard Software (MMS), a software package available from INMOS which allows easy configuration of the IMS C004 link connections.

The MMS takes a list of link connections that are hardwired on the board together with a list of the required 'softwired' connections and generates the configuration details for each IMS C004.
For each board in the system, the user can:

- Connect link 0 of any module to link 3 of any module
- Connect link 0 or link 3 of any module to an edge connector link
- Connect an edge connector link to another edge connector link

The MMS is described in detail in the *MMS2 User Guide*.

### 49.4 System control

The subsystem control function of the module motherboard architecture allows hierarchical control of networks of transputers. It enables a module capable of driving a subsystem to reset or analyse a network of modules and to handle errors in the network. The driving module can itself form part of a network which is controlled by another module. In this way a hierarchy of control is made possible.

Each module on a motherboard requires a 5MHz clock. The module motherboard specification provides a scheme for distributing the clock signal from a single crystal oscillator to all the modules on a motherboard.

#### 49.4.1 Reset, analyse and error

Three signals are provided by transputers for the purpose of allowing system control: Reset, Analyse and Error. The Reset and Analyse inputs enable the transputer to be initialised or halted in a way which preserves its state for subsequent analysis. The transputer Error signal is connected directly to the processor’s Error flag. See the *Transputer Databook* for a detailed description of these signals.

A transputer module has a similar set of signals: module Reset and Analyse are connected directly to the respective pins on the transputer; the transputer Error pin is taken to a transistor on the module to produce an open collector notError signal that can be wire-ORed with the notError signals of other modules.

Some modules are capable of controlling a subsystem of other modules. They have three extra pins: SubSystemReset, SubSystemAnalyse and notSubSystemError, which are controlled by the on-module transputer through latches in memory. These pins are connected to the Reset, Analyse and notError pins of the modules in the subsystem being controlled. The subsystem can then be reset or analysed by asserting the relevant signal of the subsystem controller module. The subsystem’s ORed notError signal can also be monitored by the controlling module.

#### 49.4.2 Up, down and subsystem

A module motherboard has three ports that provide hierarchical control: Up, Down and subsystem (see figure 49.6). Each port appears at an edge connector and has three active-low signals: notReset, notAnalyse and notError. A board is able to control a subsystem of other boards by connecting its subsystem port to the Up port of the next board. Boards in a subsystem are chained together by connecting the Down port of one board to the Up port of the next board. A board within a subsystem is in turn able to control another network through its subsystem port.

Figure 49.7 shows how a board can be connected to a subsystem of boards.

The notReset and notAnalyse signals flow from subsystem of one board to Up of the next board. From there, they go directly to Down. They are also logical ORed with that board’s subsystem reset and analyse latches and then pass to the subsystem port. The notError signal passes from a board through its Up port. If it is connected to the Down port of the board above, it is logical ORed with that board’s Error signal and passed to the Up port. If it goes to the subsystem port of the board above, the Error signal is not passed
on, but is handled by that board. (Figures 49.10, 49.11 and 49.12 show the module motherboard system control logic.)

Figure 49.6 Up, down and subsystem

Figure 49.7 Controlling a subsystem of boards
49.4.3 Source of control

If there are \( n \) slots on a motherboard, modules in slots 1 to \( n \) may be controlled from either the Up port (or a host machine if the motherboard has an interface to one, see Section 49.5) or may be part of a subsystem controlled by a suitable module in slot 0. The source of control is determined by a jumper or switch, as shown in figure 49.8.

![Figure 49.8 Source of control](image)

The on-board IMS T222(s) may be reset and analysed from the same source that controls slots 1 to \( n \). The Error pin of the IMS T222(s) is not connected.

A power-on reset circuit is required for the IMS C004(s) on board. An IMS C004 may then be reset at power-on or by the IMS T222 controlling it. Each IMS T222 has a latch mapped into its memory space. See figure 49.9. This enables software running on the IMS T222 to reset the IMS C004 either by setting the latch or by sending a reset message to the IMS C004 Configuration link.

![Figure 49.9 IMS C004 reset circuit](image)

Figures 49.10, 49.11 and 49.12 show the logic required for Reset, IMS C004 Reset, Analyse and Error, respectively. These diagrams provide a logical description only: the actual implementation is left to the individual designer. It is important, however, to include the passive components indicated in the diagrams. The
1K pull-up resistors on the `notUpReset`, `notUpAnalyse`, `notDownError` and `notSubSystemError` signals are necessary to ensure that if these signals are unconnected they are not left floating, but are deasserted. The 4K7 pull-up resistors are required to wire-OR the open collector `notError` signals from the module slots. Note that the *Dual-In-Line Transputer Modules (TRAMs)* document specifies a maximum of ten `notError` signals should be wire-ORed together. The combination of each 100Ω resistor and 100nF capacitor filters out noise on the `notUpReset`, `notUpAnalyse`, `notDownError` and `notSubSystemError` signals coming from off the board.

To improve noise rejection, it is recommended that Schmitt gates are used to receive signals from other boards. These gates should use bipolar technology (e.g low power Schottky 74LS series TTL). It is also recommended that gates driving signals off the board are capable of providing a full output voltage swing from 0V to 5V, e.g. HCT series gates.

The Reset logic (figure 49.10) uses the Board Control Select switch and multiplexer to select whether Slot 0 and the Down port are reset from the Up port or from the host. The *Slots 1 to n & IMS T222 Control Select* switch and multiplexer determine whether Slots 1 to n and the IMS T222s are reset from the Slot 0 subsystem port or from the Up port or the host. A similar arrangement is used for the Analyse logic (figure 49.11).

In the Error logic (figure 49.12), the *Slots 1 to n & IMS T222 Control Select* switches and multiplexers select whether `notError` from Slots 1 to n is passed either to the Slot 0 subsystem port or to the Up port or the host. The Board Control Select switch and decoder determine whether `Slots 1 to n notError`, `notDownError` or `notSlot0Error` are passed to the Up port or to the host.

Board Control Select and *Slots 1 to n & IMS T222 Control Select* correspond to the conceptual switches in figure 49.8.
Figure 49.10 Reset logic
Figure 49.11 Analyse logic
Figure 49.12 Error logic
49.4.4 Clock

A 5MHz, TTL compatible clock signal is required for each module slot, IMS T222 and IMS C004 on board. Since the clock must be distributed to a number of modules and devices the buffering scheme shown in figure 49.13 is used to minimise distortion of the clock waveform caused by excessive loading and transmission line effects. This is a star configuration and it may be extended indefinitely by adding more buffers at the star points which may drive further buffers, and so on until the required number of clock signals are derived. The length of any pcb trace carrying a clock signal should be limited to 30cm.

![Clock distribution diagram](image)

Figure 49.13 Clock distribution

49.5 Interface to a separate host

Some module motherboards may require an interface to a host machine or system that is not transputer based, e.g. the IBM PC, VMEbus or Futurebus. Because the implementation of the interface is specific to the host system, it is not defined here. However, it should allow the system to access the module pipeline and control a subsystem of modules.

49.5.1 Link Interface

The host system accesses the module pipeline via Slot 0 Link 0, as shown in figure 49.14. It is beyond the scope of this document to define the implementation of the host to link interface, but it might consist of an INMOS link adapter, the registers of which may be mapped into the host's address space, or it may involve the use of dual-ported RAM shared between the host and a transputer.

The interface must be capable of interrupting the host when a data transfer in either direction has been completed.
49.5.2 System control interface

The host system must be able to control a network of modules. This is made possible by the provision of latches mapped into the host's memory. There are three latches: Reset, Analyse and Error, which correspond to the notHostReset, notHostAnalyse and notHostError signals of the HostSubSystem port shown in figure 49.14. The Reset and Analyse latches are mapped into successive locations of host memory. Reset and Analyse are write only by the host; the Error latch is read only and shares the same address as the Reset latch.

Writing a ‘1’ into bit 0 of the Reset latch asserts notHostReset;
Writing a ‘0’ into bit 0 of the Reset latch deasserts notHostReset.

Writing a ‘1’ into bit 0 of the Analyse latch asserts notHostAnalyse;
Writing a ‘0’ into bit 0 of the Analyse latch deasserts notHostAnalyse.

A ‘1’ read in bit 0 of the Error latch indicates that notHostError is asserted;
A ‘0’ read in bit 0 of the Error latch indicates that notHostError is deasserted.

The host to motherboard link interface is reset by the same source as Slot 0, i.e. the Up port or the HostSubSystem port.

49.5.3 Interrupts

The host to subsystem interface must be capable of generating an interrupt to the host when certain events occur on the motherboard. These include:

- Completion of transfer of data from the host to the motherboard
- Completion of transfer of data from the motherboard to the host
- Error in subsystem indicated by notHostError being set
Other system specific conditions may also generate an interrupt, e.g. if DMA is used to transfer data between the host and motherboard, the end of a DMA cycle may trigger an interrupt.

The host may select which conditions cause an interrupt by setting bits in a register or registers on the motherboard, mapped into the address space of the host. Other registers hold status information that can be read by the host to determine the source of an interrupt.

49.6 Mechanical considerations

The size and shape of a module motherboard is determined by its application. However, there are a number of mechanical constraints which must be adhered to in order to maintain compatibility between different modules and motherboards.

The size and spacing of module slots must conform to the mechanical specification in the *Dual-In-Line Transputer Modules (TRAMs)* document, the main points of which are reiterated here.

49.6.1 Dimensions

In the following, dimensions are quoted in inches for PCB length, width and related dimensions; all other dimensions are quoted in millimetres.

**Width and length**

The basic size of a TRAM is a very wide 16 pin DIP, with 3.3" between the two rows of pins. These TRAMs fit on a 3.6" pitch on their length, and a 1.1" pitch on their width. Extra length is added beyond the pins to hold the pins, to provide for mechanical fixing, and to polarise the module shape. Modules can be made larger than the standard size by keeping the 3.3" between pins and using two or more sets of the 16 pins. They can be made smaller than the standard size, down to a 16 pin DIP with 0.6" between the two rows of pins, or 1.5" between the pins. These sizes will normally be used for single chip modules or hybrids.
The top drawing in figure 49.15 shows a Size1 module and how the jigsaw pattern fits together between adjacent modules. The lower drawing in figure 49.15 shows the various sizes of TRAM. Detailed dimensions of the different sizes are given in the Dual-In-Line Transputer Modules (TRAMs) document.
The height specifications, both above and below the TRAM PCB, are shown in figure 49.16a. Figure 49.16b shows a module with these dimensions plugged into a motherboard.

Figure 49.16c shows a TRAM above components on a motherboard and the overall component height is 13.7mm, which is within normal specifications for motherboards on 0.8” centres.

It is recommended that any component reaching a maximum specified height has an insulating surface.

To provide the spacing shown in figure 49.16c, the TRAM pins are implemented as a stackable socket, and an extra stackable socket is used between the motherboard socket and module pin.

Figure 49.16d shows an alternative component height which meets the 13.7mm overall height if the module is not above components on a motherboard.

Note that the datum for component heights on both sides of the TRAM is the component side surface. This datum is also used for the stackable socket to minimize tolerance buildup.
49.6.2 Motherboard sockets

The TRAM pins/stackable sockets defined in the *Dual-In-Line Transputer Modules (TRAMs)* document will plug into any standard IC socket. To meet the component heights given in figure 49.16, the stackable socket must also be used on the motherboard.

Motherboard sockets for the Slot 0 subsystem signals should be the 0.38mm or 0.4mm sockets referred to in the *Dual-In-Line Transputer Modules (TRAMs)* document.

49.6.3 Mechanical retention of TRAMs

Vibration tests have shown that in a normal office or laboratory environment, the TRAMs remain plugged into their sockets. In transit, however, or in an environment where there is vibration, some form of mechanical retention may be necessary.

Modules have fixing holes to facilitate mechanical retention, see the *Dual-In-Line Transputer Modules (TRAMs)* document. Similar fixing holes should be drilled in the motherboard as shown in figure 49.17. M2.5 nylon bolts may be used between these fixing holes to secure the modules.

![Figure 49.17 Fixing holes for mechanical retention](image)

49.6.4 Module orientation

Figure 49.18 shows the orientation of transputer modules when mounted in slots on a motherboard. Notice how each module is rotated through 180° with respect to adjacent modules. This serves two purposes: cooling of Size 1 modules is improved; and it makes it possible to have Single-In-Line modules at some future date.
49.7 Edge connectors

Connectors are necessary to enable links and system control signals to be taken from a motherboard to other boards. Several types of connector have been used on INMOS module motherboards.

The IMS B008 module motherboard for the IBM PC uses a 37-way D-type connector, the pin-out of which is shown in figure 49.19.
This connector provides up to twelve links (including ConfigUp, ConfigDown, PipeHead and PipeTail), plus Up, Down and Subsystem ports. A cable suitable for connecting IMS B008s together is shown diagrammatically in figure 49.20.

The IMS B012 is a module motherboard in double extended Eurocard format. It has two 96-way DIN 41612 connectors. The bottom connector (P2) provides connections for eight links (including ConfigUp, ConfigDown, PipeHead and PipeTail) and Up, Down and Subsystem ports. Table 49.1 shows the general pinout adopted by INMOS for such a connector, making it suitable for use with module motherboards while preserving compatibility with the rest of the INMOS range of boards. The pins marked Spare and Spare link may be used for signals and links specific to a particular application. The IMS B012 User Guide and Reference Manual describes how these pins are used on the IMS B012.

The top connector (P1) of the IMS B012 is a DIN 41612 connector that takes a special mini-backplane to provide connections to 32 links. See figure 49.21 for the mechanical details and Table 49.2 for the pinout of this connector. On the IMS B012, the P1 connector is used to bring out links from the board's two IMS C004s. See the IMS B012 User Guide and Reference Manual for details. The mini-backplane is available from Varelco, part number 07-8258-0940-01-00. Both the P1 and P2 connectors are used with the INMOS Link and Reset cables provided with most INMOS board products.
Figure 49.20 37-way cable
<table>
<thead>
<tr>
<th></th>
<th>c</th>
<th>b</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>VCC</td>
<td>VCC</td>
<td>VCC</td>
</tr>
<tr>
<td>3</td>
<td>PAUX</td>
<td>nc</td>
<td>PAUX</td>
</tr>
<tr>
<td>4</td>
<td>VCC</td>
<td>VCC</td>
<td>VCC</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>VCC</td>
<td>VCC</td>
<td>VCC</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>9</td>
<td>PipeHeadOut</td>
<td>Spare linkout</td>
<td>PipeTailOut</td>
</tr>
<tr>
<td>10</td>
<td>PipeHeadIn</td>
<td>Spare linkin</td>
<td>PipeTailIn</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>13</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>15</td>
<td>ConfigUpOut</td>
<td>Spare linkout</td>
<td>ConfigDownOut</td>
</tr>
<tr>
<td>16</td>
<td>ConfigUpIn</td>
<td>Spare linkin</td>
<td>ConfigDownIn</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>nc</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>19</td>
<td>Spare</td>
<td>nc</td>
<td>Spare</td>
</tr>
<tr>
<td>20</td>
<td>Spare</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>21</td>
<td>Spare</td>
<td>GND</td>
<td>nc</td>
</tr>
<tr>
<td>22</td>
<td>Spare</td>
<td>nc</td>
<td>notSubReset</td>
</tr>
<tr>
<td>23</td>
<td>Spare</td>
<td>Spare linkout</td>
<td>notSubAnalyse</td>
</tr>
<tr>
<td>24</td>
<td>Spare</td>
<td>Spare linkin</td>
<td>notSubError</td>
</tr>
<tr>
<td>25</td>
<td>Spare</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>Spare</td>
<td>nc</td>
<td>nc</td>
</tr>
<tr>
<td>27</td>
<td>nc</td>
<td>GND</td>
<td>nc</td>
</tr>
<tr>
<td>28</td>
<td>notUpReset</td>
<td>nc</td>
<td>notDownReset</td>
</tr>
<tr>
<td>29</td>
<td>notUpAnalyse</td>
<td>Spare linkout</td>
<td>notDownAnalyse</td>
</tr>
<tr>
<td>30</td>
<td>notUpError</td>
<td>Spare linkin</td>
<td>notDownError</td>
</tr>
<tr>
<td>31</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 49.1  P2 DIN 41612 connector pin out
Figure 49.21 P1 32-link connector
<table>
<thead>
<tr>
<th></th>
<th>c</th>
<th>b</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LinkOut0</td>
<td>LinkIn0</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>LinkOut1</td>
<td>LinkIn1</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>LinkOut2</td>
<td>LinkIn2</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>LinkOut3</td>
<td>LinkIn3</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>LinkOut4</td>
<td>LinkIn4</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>LinkOut5</td>
<td>LinkIn5</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>LinkOut6</td>
<td>LinkIn6</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>LinkOut7</td>
<td>LinkIn7</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>LinkOut8</td>
<td>LinkIn8</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>LinkOut9</td>
<td>LinkIn9</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>LinkOut10</td>
<td>LinkIn10</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>LinkOut11</td>
<td>LinkIn11</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>LinkOut12</td>
<td>LinkIn12</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>LinkOut13</td>
<td>LinkIn13</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>LinkOut14</td>
<td>LinkIn14</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>LinkOut15</td>
<td>LinkIn15</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>LinkOut16</td>
<td>LinkIn16</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>LinkOut17</td>
<td>LinkIn17</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>LinkOut18</td>
<td>LinkIn18</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>LinkOut19</td>
<td>LinkIn19</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>LinkOut20</td>
<td>LinkIn20</td>
<td>GND</td>
</tr>
<tr>
<td>22</td>
<td>LinkOut21</td>
<td>LinkIn21</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>LinkOut22</td>
<td>LinkIn22</td>
<td>GND</td>
</tr>
<tr>
<td>24</td>
<td>LinkOut23</td>
<td>LinkIn23</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>LinkOut24</td>
<td>LinkIn24</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>LinkOut25</td>
<td>LinkIn25</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>LinkOut26</td>
<td>LinkIn26</td>
<td>GND</td>
</tr>
<tr>
<td>28</td>
<td>LinkOut27</td>
<td>LinkIn27</td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>LinkOut28</td>
<td>LinkIn28</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>LinkOut29</td>
<td>LinkIn29</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>LinkOut30</td>
<td>LinkIn30</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>LinkOut31</td>
<td>LinkIn31</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 49.2  P1 DIN 41612 connector pin out
Developing parallel C programs for transputers

(INMOS Technical Note 68)
50.1 Introduction

This document presents a cook book approach to writing parallel C programs for single and networks of transputers.

Using the IMS Dx214 series C toolset the user can write programs which contain many parallel processes, these processes can then be mapped onto a number of transputers using a method called configuration.

Although this technical note is aimed primarily at new users to the INMOS development systems, advanced users may find this useful to come quickly up to speed with the new IMS Dx214 C toolset. Also, users of the IMS D711 3L/INMOS toolset may find this note of interest as there is a section on how to convert existing IMS D711 C code over to the IMS Dx214 toolset.

All of the examples presented were developed using the following equipment:

- IMS D7214 C Toolset for IBM-PC.
- IMS B008 Motherboard for IBM-PC.
- IMS B404 TRAM (Two were required for the network example).

50.2 What is the C toolset?

50.2.1 Introduction

The IMS Dx214 is a software cross development system for transputers, hosted on a variety of platforms e.g. PC, SUN3, SUN4 or VAX. The development system consists of a set of tools to enable users to write programs for single or multiple transputer networks.

In this section we shall look at the typical development cycle for code running on single or multiple transputers. A brief outline of each tool used at each stage is given. Later on in the document we shall show, by means of worked examples, exactly how to use the tools at each step. For now this serves as a guide to where the tools fit into the grand scheme of things!

50.2.2 Software toolset summary

The following is a brief list of all the tools provided in the toolset.

<table>
<thead>
<tr>
<th>Tool</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>icc</td>
<td>The ANSI C compiler.</td>
</tr>
<tr>
<td>icconf</td>
<td>The configurer.</td>
</tr>
<tr>
<td>icollect</td>
<td>The code collector.</td>
</tr>
<tr>
<td>icvlink</td>
<td>The TCOFF file convertor.</td>
</tr>
<tr>
<td>idebug</td>
<td>The network debugger.</td>
</tr>
<tr>
<td>idump</td>
<td>The memory dumper. Used by idebug.</td>
</tr>
<tr>
<td>iemit</td>
<td>The transputer memory configuration tool.</td>
</tr>
<tr>
<td>ieprom</td>
<td>The EPROM program formatter tool.</td>
</tr>
<tr>
<td>ilibr</td>
<td>The toolset librarian.</td>
</tr>
<tr>
<td>ilink</td>
<td>The toolset linker.</td>
</tr>
<tr>
<td>ilist</td>
<td>The binary lister.</td>
</tr>
<tr>
<td>imakef</td>
<td>The Makefile generator.</td>
</tr>
<tr>
<td>iserver</td>
<td>The host file server.</td>
</tr>
<tr>
<td>isim</td>
<td>The IMS T425 simulator.</td>
</tr>
<tr>
<td>iskip</td>
<td>The skip loader tool.</td>
</tr>
</tbody>
</table>

Table 50.1 Summary of toolset components
50.2.3 Software design cycle – single transputer systems

This section will take a look at the major tools and steps involved in developing software for a single transputer system.

![Diagram of software development process]

Figure 50.1 Typical software development route – single transputer systems
Developing parallel C programs

Lets take a look at each of the steps:

Edit

The Edit phase consists of writing the source code for your program, this will include all of the source modules and header files. Any standard text editor can be used for the C Toolset, e.g. MicroEmacs, Microsoft Word and even edlin.

Compile

The compilation phase consists of submitting the source code to the compiler. The compiler is called icc, which stands for Inmos C Compiler. It requires the name of the source file and which processor type you wish to compile to.

Linking

Linking is achieved using the ilink tool. This pulls together all of the object files and any libraries that have been created. When compiling for a single transputer then the whole of the C Run Time library is used to give access to the host services.

Boot Strap

To make the program run a transputer, a Bootstrap must be added. This is a small piece of code which is added to the front of your code and contains instructions to reset the transputer and get ready to load and run your program. After the load has occurred the bootstrap is overlayed and disappears. To add this boot strap we use the icollecttool.

Run

To load the program onto the transputer we use the iserver program. This program sits on the host and enables the transputer to access the host's services, these include the file system, keyboard and screen.

Debugging

If the program failed to run correctly then we enter the debugging phase of development. The toolset provides an interactive single stepping debugger called idebug. The user can specify breakpoints and trace through the code.
50.2.4 Software design cycle – multiple transputer systems

In the previous section we saw how to develop programs using single transputers, this section will concentrate on developing programs for multi-transputer systems. Diagram 50.2 shows the development cycle:

![Diagram of software development cycle]

This development cycle is almost the same as for the single transputer systems, the exception is in the use of the configuration tool icconf.
Configure

Configuration is the step taken to map processes onto processors. The step consists of writing a configuration script which states how this mapping is to occur, we shall take a look at some example scripts later on. The tool for this step is called icconf.

50.3 Example problem description

50.3.1 Introduction

Throughout this document one simple example will be used. The system consists of the following components:

![Diagram of two processes communicating](image)

There are two parallel components, Master and Worker, these are called processes. They communicate with each other using channels, these are shown on the diagram as ToWorker and FromWorker. To access the host services, i.e. screen and keyboard, we use the FromHost and ToHost channels.

The two processes are written in C (we could have easily chosen another language e.g. Pascal, Fortran or Ada). The Master process takes input from the keyboard via stdin and passes it onto the Worker via the ToWorker channel. The Worker processes the data and passes it back to Master via the FromWorker channel. The Worker simply takes the keyboard characters and turns them into upper case characters, these are then displayed by the Master process.

50.3.2 What is configuration?

Configuration is the process by which individual components of the system are mapped onto physical processors. For the simple upper casing example we have two parallel communicating processes. This can be run as two parallel processes on one processor or as two processes running on two separate processors. Figure 50.4 shows how the two processes are mapped onto two separate processors.

Each transputer has four links, for this simple example we shall only use two links for communication, these are marked on the diagram as LINK1 and LINK2. The LINK0 is connected to the host machine, this is the link by which the system is booted and all communication with the host is passed back through this channel. For our example, all of the keys and output messages are passed via LINK0.

Each INMOS link is bi-directional, this means that you can map one input channel and one output channel onto one physical link.
50.4 Using the Dx214 C toolset

50.4.1 Introduction

In this chapter we shall use the **IMS Dx214 C Toolset** to build and configure the upper case example. We shall use the example program in the following different ways:

- Upper casing on a single transputer, all in C.
- Upper casing on two transputers using the `icconf` configuration tool.

50.4.2 C parallel processing library extensions

As well as being an ANSI standard C compiler, `icc` provides a rich set of parallel processing library calls to enable us to write parallel programs **all** in C, for more in depth coverage of these routines the reader is referred to [2]. The extensions are similar to the ones provided in the **IMS D711 INMOS/3L Parallel C compiler** [1]. A table listing the features of the concurrency library is provided in section 50.2.
50.4.3 Parallel version on one transputer, all in C

In this section we shall look at how we use the C parallel library functions to create a parallel program running on a single transputer. The best way to understand how these libraries work is by the use of an example, so here goes:

/*
-- MODULE: Upper Casing Example All in C, using icc.
--
-- FILE : system.c
--
-- NAME : Richard Onyett (Santa Clara, RTC)
--
-- PURPOSE:
-- To create and run two parallel processes to perform the
-- upper casing function.
--
*/

#include <stdlib.h>
#include <stdio.h>
#include <channel.h>
#include <process.h>

extern void Worker (Process *p, Channel *FromMaster, Channel *ToMaster );
extern void Master (Process *p, Channel *FromWorker, Channel *ToWorker );

int main ( void )
{
    Process *WorkerPtr, *MasterPtr;  /* Declare some processes */
    Channel *ToWorker, *FromWorker;   /* Connect 'em up with channels */

    printf ("Upper Casing EXAMPLE - STARTS\n");

    /*
    -- Allocate and initialise some channels.
    */

    if ( (ToWorker = ChanAlloc()) == NULL)
    {
        printf ("ERROR- Cannot allocate space for channel ToWorker\n");
        exit (EXIT_FAILURE);
    }

    if ( (FromWorker = ChanAlloc()) == NULL)
    {
        printf ("ERROR- Cannot allocate space for channel FromWorker\n");
        exit (EXIT_FAILURE);
    }

    /*
    -- Allocate the processes needed.
    */

    if ( (WorkerPtr = ProcAlloc ( Worker, 0, 2, ToWorker, FromWorker )) == NULL )
    {
        printf ("ERROR- Cannot allocate space for process Worker\n");
        exit (EXIT_FAILURE);
    }
}
if ( (MasterPtr = ProcAlloc ( Master, 0, 2, FromWorker, ToWorker )) == NULL )
{
    printf ("ERROR- Cannot allocate space for process MasterPtr\n");
    exit ( EXIT_FAILURE );
}

/*
-- Now we have some processes, lets run `em all in parallel...
-- This will not return until ALL of the processes have finished..
-- */
ProcPar ( MasterPtr, WorkerPtr, NULL);

/*
-- All processes have succesfully terminated, lets say so..
-- */
printf ("Upper Casing EXAMPLE - ENDS\n");

exit ( EXIT_SUCCESS ); /* I'm Outta here */

Setting up a process

This example runs two processes Master and Worker in parallel. The system.c file contains the set up and calls to the two processes. Each process in the system is declared by saying:

#include <process.h>
Process *WorkerPtr; /* Declare a process */

The process is defined as a function call i.e.

void Worker ( Process *Ptr, Param1, Param2, ... , ParamN )
{
    /* Do some things */
}

The Process * parameter must always be supplied, it is needed so that the process can be executed by the system.

To create the process we must use the ProcAlloc function i.e.

WorkerPtr = ProcAlloc ( Worker, 0, 2, ToWorker, FromWorker )

The parameters are as follows:

1  Worker  The name of the function (process)
2  0    Default workspace size (4Kbyte on a 32-bit transputer and 1Kbyte on a 16-bit transputer).
3  2    Number of parameters to be passed, in this case its two.
4  ToWorker First parameter, in this case a channel called ToWorker.
Developing parallel C programs

5 FromWorker Second parameter, in this case a channel called FromWorker.

Note that WorkerPtr is the pointer to our process (or NULL if no space), ProcAlloc(Worker, 0, 2, ToWorker, FromWorker) is the function that builds processes.

Running the processes in parallel

Now that we have set up the processes we must run them in parallel. To achieve this we use the ProcPar library call i.e.

ProcPar ( MasterPtr, WorkerPtr, NULL );

The parameters to this are as follows:

- MasterPtr The master process.
- WorkerPtr The worker process.
- NULL No More processes.

Channel communications

To enable communication between our two processes we must declare some channels. This is done by saying:

Channel *ToWorker, *FromWorker; /* Connect 'em up with channels */

We must now allocate some space for this channel by saying:

ToWorker = ChanAlloc();

This also initialises the channel.
The master process

The Master process takes a character from the standard input channel and passes it onto the worker process. The code for this process is as follows:

```c
/*
-- MODULE: Simple Parallel C example.
--
-- FILE : master.c
--
-- NAME : Richard Onyett (RTC, Santa Clara)
--
-- PURPOSE:
-- To generate a stream of ascii characters on a channel and pass them
-- to the upper case worker process.
--
*/

#include <stdio.h>
#include <stdlib.h>
#include <channel.h>
#include <process.h>

#include <stdio.h>
#include <stdlib.h>
#include <channel.h>
#include <process.h>

/*
-- Declare a procedure called MASTER
*/

void Master (Process *p, Channel *FromWorker, Channel *ToWorker)
{
    int c;
    int Going = 1;

    p = p;               /* Takes care of unused variable warning */

    printf ("Master C Process STARTING\n");

    while ( Going )
    {
        c = getchar();        /* Get a character from the stdin */
        ChanOutInt (ToWorker, c); /* Pass to the worker */
        if (c == EOF)
            Going = 0;
        else
        {
            c = ChanInInt (FromWorker); /* Get the upper cased character back */
            putchar (c);                  /* Output to the screen */
        }
    }

    printf ("Master C Process ENDING \n");
}
```

This is the Master procedure. A character is read in and passed along a channel to the worker process. Channel communication is done using the ChanOutInt and ChanInInt library calls.
The worker process

The worker process takes a character from an input channel and converts it to upper case, it then passes the new character back along an output channel to the master process. The code for the worker process is as follows:

```c
/*
-- MODULE: Simple Parallel C example.
--
-- FILE : worker.c
--
-- NAME : Richard Onyett (RTC, Santa Clara)
--
-- PURPOSE:
-- To receive a stream of ascii characters on a channel and convert them
-- to upper case, whether they want to be or not!!
--
*/
#include <ctype.h>
#include <process.h>
#include <channel.h>

/*
-- Declare the worker process.
*/
void Worker ( Process *p, Channel *FromMaster, Channel *ToMaster )
{
    int key = 0;
    int Going = 1;

    p = p;    /* Takes care of unused variable warning */

    while ( Going )
    {
        key = ChanInInt ( FromMaster );    /* Get a key from the MASTER */
        if ( key == EOF )
            Going = 0;
        else
            ChanOutInt (ToMaster, toupper(key) ); /* Pass it back */
    }
}

Again, channel communication is done using the ChanOutInt and ChanInInt library routines.
Building the upper case example

The C components are built using the following makefile

```makefile
# # Module: Simple Parallel C Examples
# Name : Richard Onyett (Santa Clara, RTC)
# File : makefile
#
CC = icc
CFLAGS = /t8
SRC = master.tco worker.tco system.tco
LINK = ilink /f startup.lnk $(SRC) /t8
BOOT = icollect system.lku /t

system.btl: $(SRC)
  $(LINK) o system.lku
  $(BOOT)

system.tco: system.c
  $(CC) system.c $(CFLAGS)

master.tco: master.c
  $(CC) master.c $(CFLAGS)

worker.tco: worker.c
  $(CC) worker.c $(CFLAGS)
```

To compile we say

```
$ make
```

This will invoke the C compiler (icc) and the linker (ilink), the output of the linker is then used to produce a bootable file which can be downloaded to the transputer.

Running the single processor version

To run the program we type:

```
$ iserver /se/sb system.btl
Booting Root Transputer....... Upper Casing EXAMPLE - STARTS
Master C Process STARTING
a
A
hello HELLO
^Z
Master C Process ENDING
Upper Casing EXAMPLE - ENDS
```

In detail,

- `iserver` Invoke the host server program.
- `/se/sb system.btl` Boot the file `system.btl` to the transputer and monitor the error flag.
- `Booting Root Transputer.......` Message from the server as it starts.
50.4.4 Configuring a multi-processor version using icconf

Introduction

Now that we have the two process version working we shall map this onto two transputers using the configurer. The **IMS Dx214 Toolset** provides a C-like configuration language to specify how the mapping is to occur. The configurer tool is called icconf, which stands for Inmos C Configurer. The physical system was shown earlier in figure 50.3. The reader should refer to this diagram as it will make this section clearer.

As before, intimate details of the configuration language syntax is ignored, the interested reader is referred to the **IMS Dx214 ANSI C Toolset User Manual** [2].

Introducing some new tools

In section 50.2.4 we saw how to use the tools to develop a multi transputer program. The main difference between this development and the development for single processors is the use of the configuration tools to map the processes onto processors. The following diagram shows the steps presented in section 50.2.4, but shows the filename conventions used:

![Diagram showing steps and filename conventions for multiple transputer development](image)

Figure 50.5 Filename conventions for multiple transputer development
The icconf tool takes, as input, a textual description of the transputer network, with a file suffix of .cfs, and outputs a configuration data file, with a .cfb suffix. This file is then passed into a code collector tool called icollect. The output from this tool is our bootable file that we can run on our network of transputers, using the iserver. The .inc files are predefined descriptions of transputer modules (TRAMs).

**The master process**

To enable the processes to be configured onto processors, we must add some code to form a process interface. Each process must have a main wrapped around it. The C code for the Master process is as follows:

```c
/*
 MODULE: Simple Parallel C example.
--
 FILE : master.c
--
 NAME : Richard Onyett (RTC, Santa Clara)
--
 PURPOSE:
-- To generate a stream of ascii characters on a channel and pass them
-- to the upper case worker process.
--
*/
#include <stdlib.h>
#include <stdio.h>
#include <misc.h>
#include <channel.h>
#include <ctype.h>

int main ( void )
{

Channel *ToWorker;
Channel *FromWorker;

int c;
int Going = 1;

/*
 -- Access the external configuration channels.
 */
FromWorker = (Channel *) get_param (3);
ToWorker = (Channel *) get_param (4);

/*
 -- Intro
 */
printf ("Enter some text and it will be upper cased \n" );
printf ("\nTo quit type EOF (CTRL-Z) \n" );

while ( Going )
{
    c = getchar();
    ChanOutInt ( ToWorker, c );

    if ( c == EOF )
        Going = 0;
    else
    {
        c = ChanInInt ( FromWorker );
    }
}
```
Developing parallel C programs

```
putchar (c);
}

exit_terminate ( EXIT_SUCCESS ); /* Shake the needles from your back */
}

The worker process

The code for the worker process is as follows:

```
/*
-- -----------------------------------------------
-- MODULE: Simple Parallel C example.
--
-- FILE : worker.c
--
-- NAME : Richard Onyett (RTC, Santa Clara)
--
-- PURPOSE:
-- To recieve a stream of ascii characters on a channel and convert them
-- to upper case, whether they want to be or not!!
--
-- -----------------------------------------------
*/
#include <stdlib.h>
#include <misc.h>
#include <ctype.h>
#include <channel.h>

int main ( void )
{
    int key = 0;
    int Going = 1;

    Channel *FromMaster;
    Channel *ToMaster ;

    FromMaster = (Channel *) get_param (1);
    ToMaster = (Channel *) get_param (2);

    while ( Going )
    {
        key = ChanInInt ( FromMaster );

        if (key == EOF)
            Going = 0;
        else
            ChanOutInt ( ToMaster, toupper(key) );
    }
}

Notice the use of the get_param function to connect to the external configuration channels.

Connecting to the external configuration channels

Using the IMS D711 configuration language, we have used the following code to connect to an external configuration channel (the Dx214 still supports this method for compatibility):

#define OUT_CHAN 2
#define IN_CHAN 2
```
int main (int argc, char* argv[], char* envp[],
    Channel* in[], int inlen, Channel* out[], int outlen)
{
    int c;

    /* Put out the official number on channel 2 */
    ChanOutInt ( out[OUT_CHAN], 38);

    ... other statements

    /* Pull in a INT on channel 2 */
    c = ChanInInt ( in[IN_CHAN ]);
}

For icconf we use the get_param(param_number) function call. This returns a pointer to the external configuration channel connected to param_number, we shall see later on how we obtain the value for param_number. So to obtain a connection to the outside world we write:

Channel *ToWorker; /* Declare a local channel */

/*
 -- Connect to the external config channel
*/
ToWorker = (Channel *) get_param (4);

It is worth mentioning that the configuration channels zero and one are reserved for by the C run-time library.

Writing a configuration script

Now we are in a position to look at the configuration script required to build the example on two processors.

The configuration script is held in a file called upc.cfg

/*
-- MODULE: Configuration script file for a simple two processor program
--
-- NAME : Richard Onyett (RTC, Santa Clara)
--
-- PURPOSE:
-- To configure (using INMOS C configuration language) the UPPER CASE
-- program.
*/

/*
-- Declare all of the physical hardware in the system. We have
-- 2 x T800 TRAMSs in ours.
*/
T800 (memory = 2M) root ;
T800 (memory = 2M) Slave;

/*
-- Tell the world how these two are intimately bonded
*/
connect root.link[0], host;
connect root.link[3], Slave.link[0];

/*
-- Describe the interface between our processes
Developing parallel C programs

/*
 */
-- Master task
--
--       fs ----> [----------] -----> ToWorker
--
--       ts <---- [----------] <----- FromWorker
--

*/
process (stacksize=1k, heapsize=50k,
         interface ( input fs, output ts, input FromWorker, output ToWorker )) Master;

/*
 -- Worker/Slave task
--
-- FromMaster ----> [----------]
--
-- ToMaster <---- [----------]
--

*/
process (stacksize=1k, heapsize=50k,
         interface ( input FromMaster, output ToMaster ) ) Worker;

/*
 -- Describe how things are wired up
--
*/
input from_host;
output to_host;
connect Master.fs, from_host;
connect Master.ts, to_host;
connect Master.ToWorker, Worker.FromMaster;
connect Master.FromWorker, Worker.ToMaster;

/*
 -- Pull in the "real code"
*/
use "master.lku" for Master;
use "worker.lku" for Worker;

/*
 -- Place the processES onto processORS
*/
place Master on root;  /* Run Master on the first transputer */
place Worker on Slave;  /* Run Worker on the second transputer */
place from_host on host;  /* Wire up to the HOST machine */
place to_host on host;
place Master.fs on root.link[0];
place Master.ts on root.link[0];

/*
-- Configured for IMS B008
--
*/
place Master.ToWorker on root.link[3];
place Master.FromWorker on root.link[3];

place Worker.ToMaster on Slave.link[0];
place Worker.FromMaster on Slave.link[0];

Declaring the physical hardware
We must declare all the transputers nodes in the network.
In detail,
  • T800 Type of processor.
  • (memory = 2M) Describe amount of memory available on this processor.
  • root: Name of the transputer node.

Showing physical interconnect
We must describe how the links of our root and Slave processors are connected. The root node is con­
nected by its Link 0 to the host computer.
In detail,
  • connect root.link[0], host; Sign up for the host services.
  • connect root.link[3], Slave.link[0]; Connect root node to Slave node.

Interface description
This section describes how our process is joined to all others in the system. We pass in channel parameters and data concerning the size of the stack and heap required.
In detail,
  • process Configuration keyword.
  • stacksize=1k Size of the stackspace.
  • heaps i ze=50k Size of the heap.
  • interface Configuration keyword. Here comes the interface description.
  • input fs Pass input channel called fs.(Channel parameter 1).
  • output ts Pass input channel called ts.(Channel parameter 2).
    (The first two items in the interface description for a process communicating with the host must be the from server (fs) and to server (ts) channels, in that order.)
  • input FromWorker Pass input channel called FromWorker.(Channel parameter 3).
  • output ToWorker Pass output channel called ToWorker.(Channel parameter 4).
  • Master Name of this process.

This interface section is how channel parameters are passed into the C processes (although the parameters do not have to be channels). The textual declaration of the channels determines which number should be used in the get_param call.
Developing parallel C programs

WARNING! There is no checking that the parameter number is wired to the correct channel.

Wiring things up

The next section wires up the soft channels to the processes on the transputer nodes.

In detail,

- connect Master.fs, from_host; Connect to the server on the host.
- connect Master.ts, to_host; Connect to the server on the host.
- connect Master.ToWorker, Worker.FromMaster; Connect the Master to the Worker.
- connect Master.FromWorker, Worker.ToMaster;

Pulling in the real code

To pull in the actual compiled and linked code we use the use directive.

- use "master.lku" for Master; Pull in the master process.
- use "worker.lku" for Worker; Pull in the worker process.

Placing the processes onto processors

The final stage is to place all of our processors onto a transputer node and place the soft channels onto physical transputer links.

- place Master on root; Run Master on the first transputer.
- place Worker on Slave; Run Worker on the second transputer.
- place Master.fs on root.link[0]; Connect up the server channels.
- place Master.ts on root.link[0]; Connect up the server channels.
- place Master.ToWorker on root.link[2]; Connect up the Master using channel 2.
- place Master.FromWorker on root.link[2];
- place Worker.ToMaster on Slave.link[1]; Connect up the Worker using channel 1.
- place Worker.FromMaster on Slave.link[0];

Building the example

Now we have configuration script written we must build the whole lot! To do this we use the following makefile

# # MAKEFILE to build simple C program.
#
E  = .btl
O  = .lku
CC = icc
CFLAGS = /t8
OBJS = master.tco worker.tco
LINK1 = ilink /f startup.lnk master.tco /t8 /o master.lku
LINK2 = ilink /f startrd.lnk worker.tco /t8 /o worker.lku
CONFIG = icconf upc.cfg
BOOT = icollect upc.cfb
Application Notes

The configurer is run by

```
$ icconf upc.cfs
```

In detail,

- `icconf` Invoke the configurer.
- `upc.cfs` The name of the configuration script.

The final stage, to collect all of the code, is done by

```
$ icollect upc.lku
```

**Running the multi-processor version**

This is done exactly as described previously on page 448.

### 50.5 Conclusions

This document has taken a look at the various methods for writing parallel C programs. The user has the choice between a program written and configured *completely* in C or using a **Mixed language** approach by wrapping the C programs in occam. All of the methods allow the user to initially test the system on a single transputer, once this is working then a configuration script is written and the system is parcelled out onto multiple transputers.
### 50.6 Differences between 3L and icc concurrency library

Table 50.2 provides a comparison between the IMS D711 and IMS D714 concurrency libraries.

<table>
<thead>
<tr>
<th>icc</th>
<th>3L</th>
<th>icc</th>
<th>3L</th>
</tr>
</thead>
<tbody>
<tr>
<td>channel.h</td>
<td>chan.h</td>
<td>ProcGetPriority</td>
<td>thread_priority</td>
</tr>
<tr>
<td>Channel</td>
<td>CHAN</td>
<td>PROC_HIGH</td>
<td>THREAD_URGENT</td>
</tr>
<tr>
<td>ChanAlloc</td>
<td>Not available</td>
<td>PROC_LOW</td>
<td>THREAD_NOTURG</td>
</tr>
<tr>
<td>ChanInit</td>
<td>chan_init</td>
<td>process.h</td>
<td></td>
</tr>
<tr>
<td>ChanReset</td>
<td>chan_reset</td>
<td>ProcAfter</td>
<td>timer_delay</td>
</tr>
<tr>
<td>ChanIn</td>
<td>chan_in_message</td>
<td>ProcWait</td>
<td>timer_wait</td>
</tr>
<tr>
<td>ChanInChar</td>
<td>chan_in_byte</td>
<td>ProcTime</td>
<td>timer_now</td>
</tr>
<tr>
<td>ChanInInt</td>
<td>chan_in_word</td>
<td>ProcTimeAfter</td>
<td>timer_after</td>
</tr>
<tr>
<td>ChanInTimeFail</td>
<td>chan_in_message_t</td>
<td>ProcTimePlus</td>
<td>Not available</td>
</tr>
<tr>
<td>ChanInChanFail</td>
<td>Not Available</td>
<td>ProcTimeMinus</td>
<td>Not available</td>
</tr>
<tr>
<td>ChanOut</td>
<td>chan_out_message</td>
<td>SemAlloc</td>
<td>sema_alloc</td>
</tr>
<tr>
<td>ChanOutChar</td>
<td>chan_out_byte</td>
<td>SemInit</td>
<td>sema_init</td>
</tr>
<tr>
<td>ChanOutInt</td>
<td>chan_out_word</td>
<td>SemWait</td>
<td>sema_wait</td>
</tr>
<tr>
<td>ChanOutTimeFail</td>
<td>chan_out_message_t</td>
<td>SemSignal</td>
<td>sema_signal</td>
</tr>
<tr>
<td>ChanOutChanFail</td>
<td>Not Available</td>
<td>SEMAPHOREINIT</td>
<td>Not Available</td>
</tr>
<tr>
<td>process.h</td>
<td>thread.h</td>
<td>Not available</td>
<td>sema_signal_n</td>
</tr>
<tr>
<td>Process</td>
<td>Not Available</td>
<td>Not available</td>
<td>sema_wait_n</td>
</tr>
<tr>
<td>ProcRun</td>
<td>thread_create</td>
<td>Not available</td>
<td>net.h</td>
</tr>
<tr>
<td>ProcPar</td>
<td>Not Available</td>
<td>Not available</td>
<td>net_send</td>
</tr>
<tr>
<td>ProcParList</td>
<td>Not Available</td>
<td>Not available</td>
<td>net_receive</td>
</tr>
<tr>
<td>ProcAlloc</td>
<td>thread_create</td>
<td>Not available</td>
<td>par.h</td>
</tr>
<tr>
<td>ProcInit</td>
<td>thread_create</td>
<td>Not available</td>
<td>par_printf</td>
</tr>
<tr>
<td>ProcRunHigh</td>
<td>thread_create</td>
<td>printf</td>
<td>par_free</td>
</tr>
<tr>
<td>ProcRunLow</td>
<td>thread_create</td>
<td>free</td>
<td>par_malloc</td>
</tr>
<tr>
<td>ProcReschedule</td>
<td>Not Available</td>
<td>malloc</td>
<td>par_fprintf</td>
</tr>
<tr>
<td>ProcParam</td>
<td>Not Available</td>
<td>fprintf</td>
<td></td>
</tr>
<tr>
<td>ProcStop</td>
<td>thread_stop</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 50.2 Comparison of icc vs 3L concurrency library functions

### Upgrading code to IMS Dx214 from IMS D711

If you are recompiling code from IMS D711 with the IMS Dx214 C toolset you should include the conndx11.h header file. This contains macros to convert the IMS D711 channel and thread calls to equivalent IMS Dx214 calls.
50.7 Useful hints when writing IMS Dx214 C Toolset programs

Here are a few simple rules that you may find useful when writing parallel programs using the IMS Dx214 C Toolset.

Program design methodology

Writing parallel programs can be a confusing task! Good program design is essential when writing software that may execute on tens or even hundreds of separate processors. Further details on writing concurrent software are available in [3].

Let us assume that you have broken the problem down into parallel blocks, an easy way to test the system is to write a software simulation model. This means running many parallel processes on a single transputer. We have done this already with our upper case example (see section 50.4), where we used the ProcPar command to run the Master and Worker processes on a single transputer. Once we have this system working we simply write a configuration script and use that to map the processes onto processors. Always have your processes defined in separate files! This means that you can reuse the code in both a simulation and configured modes. For each of your processes add the following:

```c
/*
-- Master process
*/

#ifdef CONFIG
int main ( void )
{
    Channel *ToWorker;
    Channel *FromWorker;

    /*
    -- Access the external configuration channels.
    */
    FromWorker = (Channel *) get_param (3);
    ToWorker = (Channel *) get_param (4);
#else
void Master ( Process *Mptr, Channel *FromWorker, Channel *ToWorker )
{
#endif
    ... Rest of the process
}

This code segment makes use of a conditional compilation flag called CONFIG, when this is set it will turn the process into one which can be configured. If the flag is not set then the process is assumed to be running on one processor.

50.7.1 What if the program will not run?

Now that you have compiled, linked, collected, configured and submitted your program to a transputer (using iserver), you discover that it will not function correctly. This usually means that the program runs for a time then simply grinds to a halt, the following is a checklist you may find useful:

- Make sure that any external transputers, such as in an INMOS ITEM rack, have power!
- Use the checkout tools to see if your transputer network is what you thought it was!
- If the program requires setting of any IMS C004S, has this been done?
- Compile with the debugging option (/g) on and use the debugger!
• Run the iserver with the /se option on to test if the error flag has been set.

• Ensure that all ProcPar calls are NULL terminated.

• Ensure that all ProcAlt calls are NULL terminated.

• When you specify that there are n parameters passed to a process make sure all n parameters are passed.

• Make sure you have used exit_terminate for configured programs. The server will not terminate until this has been executed!

• Make sure you have allocated some space for a channel.

• Check that the get_params are connected to the correct channels in the configuration script.

• Check that the transputers, in the network, have enough memory. Do not specify 1 MByte in the configuration script when only 32K is available on the TRAM.

• Does the processor type in the network match what you have compiled for?

• Make sure that there is enough stack and heap space.

50.8 References

1 IMS D711 3L Parallel C user manual, INMOS Limited, February 1989
   (INMOS document number 72 TDS 179 00)

2 IMS Dx214 ANSI C toolset user manual, INMOS Limited, August 1990
   (INMOS document number 72 TDS 224 00)

3 Program design for concurrent systems, INMOS Technical Note 5, Philip Mattos, INMOS Limited, Bristol.
Appendices
A Quality and Reliability

Systems products are embraced within the INMOS Quality Policy which incorporates specific programmes in the following areas:

- Design in quality
- New product verification phase
- Document Control
- Quality control monitors
- Production soak testing
- Reliability testing
- Software engineering standards

All systems products are designed in house using CAD facilities specific to PCB manufacture. These facilities incorporate design simulation and provide production data which helps to reduce design to production problems.

During the product verification phase, the new product is evaluated and its build/test specifications are endorsed.

All system products are assembled and tested at INMOS approved assembly houses which conform to the INMOS Quality Program. Quality procedures detail the build specification, production testing and final product status. These procedures are all monitored and controlled by the Document Control Department (DCD).

In circuit automatic testing provides an effective monitor to the production phase by providing assembly and component analysis.

An INMOS Quality Assurance sample test evaluates all production batches. At this stage the conformance of the product is confirmed and the test data logged for reference.

Reliability testing is carried out on the major product lines. Samples are taken from standard stock and subjected to life testing.

Software is produced to INMOS software engineering standards, which encompass design methods, design verification, configuration management, coding practices, inspection and test procedures, and build and release controls.

Production media is manufactured by INMOS approved copy houses, and an INMOS Software Quality Assurance sample test evaluates all production batches.
PCB components
PCB clean
Mask
Solder cream
Place SMT components
QC inspection
Reflow
Glue
Place SMT components
QC inspection
Cure glue
Insert through hole components
Wave solder
QC inspection
ATE in-circuit test
Functional elevated soak test
QC inspection
Pack and deliver to INMOS
INMOS QA sample test and inspection

Figure A.1 Product Flow
B  Software Licensing

End User Licences

All INMOS standard software products (development tools and board support packages) are supplied with a 'shrink-wrapped' licence. By breaking the seal, the user accepts the specified Terms and Conditions.

Distribution Licences

It is the strategic aim of INMOS to make the transputer development tools available on a wider range of host machines.

With this in mind INMOS offers two solutions for third parties to support transputer development tools on new host machines.

-'Transputer hosted' operation can be supported by the provision of a hardware interface, the writing of a device driver and the porting of a server program. Binary versions of the development tools can then be executed on the attached transputer hardware. INMOS is able to support third parties in this development by providing

- The source code of the server program
- The source code of example device drivers
- Volume purchase agreements for copies of the standard development tool packages

Alternatively, INMOS may also support third parties who wish to port the standard development tools, working in 'cross-development' mode, to new computer platforms. This involves the release of the source code of the development tools themselves, and will only be considered if the third party can be seen to satisfy stringent requirements concerning the technical support and marketing of the resultant product(s).
## Product Reference Tables

### C.1 Table of Composite Products

<table>
<thead>
<tr>
<th>Product Code</th>
<th>Product Description</th>
<th>Constituent Parts</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B008–1</td>
<td>IBM PC Motherboard</td>
<td>IMS B008 IBM PC Motherboard, IMS S708 Motherboard Support pack</td>
</tr>
<tr>
<td>IMS B012–1</td>
<td>Eurocard Motherboard</td>
<td>IMS B012 Eurocard Motherboard, IMS L012A Motherboard Support Pack, IMS S006A Support software</td>
</tr>
<tr>
<td>IMS B017–1</td>
<td>IBM PS/2 Motherboard</td>
<td>IMS B017 PS/2 board, IMS S217A Support software</td>
</tr>
<tr>
<td>IMS B419–4</td>
<td>G300 Graphics TRAM</td>
<td>IMS B419 Graphics TRAM, IMS CA13 cable, IMS F003A 2D Graphics library support software</td>
</tr>
<tr>
<td>IMS B420–3</td>
<td>Vector Processing TRAM</td>
<td>IMS B420 Vector Processing TRAM, IMS F000A VecTRAM library support software</td>
</tr>
<tr>
<td>IMS B420–5</td>
<td>Vector Processing TRAM</td>
<td>IMS B420 Vector Processing TRAM, IMS F000A VecTRAM library support software</td>
</tr>
<tr>
<td>IMS B421–10</td>
<td>GPIB TRAM</td>
<td>IMS B421 GPIB TRAM, F001A GPIB library support software</td>
</tr>
<tr>
<td>IMS B422–10</td>
<td>SCSI TRAM</td>
<td>IMS B422 SCSI TRAM, IMS F002A SCSI library support software</td>
</tr>
</tbody>
</table>

### C.2 Table of Board Products and Associated Software

<table>
<thead>
<tr>
<th>Product Code</th>
<th>Product Description</th>
<th>Associated Software</th>
<th>Product Included with</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS B419</td>
<td>G300 Graphics TRAM</td>
<td>IMS F003</td>
<td>IMS B419–4</td>
</tr>
<tr>
<td>IMS B420</td>
<td>Vector processing TRAM</td>
<td>IMS F000</td>
<td>IMS B420–3, IMS B420–5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IMS F007 VecTRAM libraries and development tools</td>
<td></td>
</tr>
<tr>
<td>IMS B421</td>
<td>GPIB TRAM</td>
<td>IMS F001</td>
<td>IMS B421–10</td>
</tr>
<tr>
<td>IMS B422</td>
<td>SCSI TRAM</td>
<td>IMS F002</td>
<td>IMS B422–10</td>
</tr>
<tr>
<td>IMS B429</td>
<td>Video processing TRAM</td>
<td>IMS F004</td>
<td>IMS B429</td>
</tr>
<tr>
<td>IMS B008</td>
<td>PC Motherboard</td>
<td>IMS S308, IMS S708</td>
<td>IMS B008–1</td>
</tr>
<tr>
<td>IMS B014</td>
<td>VMEbus slave board</td>
<td>IMS S514</td>
<td></td>
</tr>
<tr>
<td>IMS B016</td>
<td>VMEbus master/slave board</td>
<td>IMS S514</td>
<td></td>
</tr>
<tr>
<td>IMS B015</td>
<td>NEC PC Motherboard</td>
<td>IMS S308, IMS S708</td>
<td>IMS B015–1</td>
</tr>
<tr>
<td>IMS B017</td>
<td>IBM PS/2 Motherboard</td>
<td>IMS S217</td>
<td>IMS B017–1</td>
</tr>
</tbody>
</table>

* Available as a separate product
Indexes
Index by product number

For the purposes of this index the product number prefix 'IMS' is not shown.

<table>
<thead>
<tr>
<th>Product Number</th>
<th>Index Prefix</th>
</tr>
</thead>
<tbody>
<tr>
<td>B008 309</td>
<td>CA12 383</td>
</tr>
<tr>
<td>B012 361</td>
<td>CA13 385</td>
</tr>
<tr>
<td>B014 329</td>
<td>CA14 385</td>
</tr>
<tr>
<td>B016 333</td>
<td>D4205 9</td>
</tr>
<tr>
<td>B017 321</td>
<td>D4214 23</td>
</tr>
<tr>
<td>B018 375</td>
<td>D4216 43</td>
</tr>
<tr>
<td>B250 381</td>
<td>D4217 35</td>
</tr>
<tr>
<td>B300 377</td>
<td>D5205 9</td>
</tr>
<tr>
<td>B401 149</td>
<td>D5214 23</td>
</tr>
<tr>
<td>B404 173</td>
<td>D5216 43</td>
</tr>
<tr>
<td>B408 209</td>
<td>D5217 35</td>
</tr>
<tr>
<td>B409 219</td>
<td>D6205 9</td>
</tr>
<tr>
<td>B410 161</td>
<td>D6214 23</td>
</tr>
<tr>
<td>B411 167</td>
<td>D6216 43</td>
</tr>
<tr>
<td>B415 229</td>
<td>D6217 35</td>
</tr>
<tr>
<td>B416 155</td>
<td>D7205 9</td>
</tr>
<tr>
<td>B417 189</td>
<td>D7214 23</td>
</tr>
<tr>
<td>B418 237</td>
<td>D7216 43</td>
</tr>
<tr>
<td>B419 243</td>
<td>D7217 35</td>
</tr>
<tr>
<td>B420 255</td>
<td></td>
</tr>
<tr>
<td>B421 265</td>
<td></td>
</tr>
<tr>
<td>B422 283</td>
<td>F000B 69</td>
</tr>
<tr>
<td>B426 197</td>
<td>F001B 83</td>
</tr>
<tr>
<td>B427 203</td>
<td>F002B 93</td>
</tr>
<tr>
<td>B428 181</td>
<td>F003A 109</td>
</tr>
<tr>
<td>B429 295</td>
<td>F007A 119</td>
</tr>
<tr>
<td>B430 301</td>
<td></td>
</tr>
<tr>
<td>B431 305</td>
<td>S217 127</td>
</tr>
<tr>
<td></td>
<td>S308 127</td>
</tr>
<tr>
<td>CA01 385</td>
<td>S507 131</td>
</tr>
<tr>
<td>CA03 385</td>
<td>S514 127</td>
</tr>
<tr>
<td>CA09 385</td>
<td>S607 131</td>
</tr>
<tr>
<td>CA10 385</td>
<td>S707 131</td>
</tr>
<tr>
<td>CA11 385</td>
<td>S708 127</td>
</tr>
</tbody>
</table>
Index by product name

32Kbyte TRAM, 149
64Kbyte TRAM, 155
160Kbyte TRAM, 161
1Mbyte TRAM, 167
2Mbyte TRAM
  IMS T801 transputer, 173
  IMS T800 transputer, 181
4Mbyte TRAM
  Size 1, 197
  Size 4, 189
8Mbyte TRAM, 203
2D graphics libraries, 109

Ada compiler, 53
ALSYS Ada compiler, 53
ANSI C toolset, 23
ANSI FORTRAN 77 toolset, 43

C executive, 141
C program development, 435
C++, 35
Cables for board products, 385
Card frame adaptor, 383

Development kits, 63
Device driver
  & motherboard support software, 127
Differential link TRAM, 229
Display TRAM, 219
Double extended eurocard, 361
Dual inline transputer modules, 389

Ethernet TRAM, 305

Flash ROM TRAM, 237
Frame store TRAM, 209

Glockenspiel C++, 35
GPIB libraries, 83

GPIB TRAM, 265
Graphics libraries, 109

IBM PC motherboard, 309
IBM PS/2 motherboard, 321
IEEE-488 GPIB TRAM, 265
Integrated graphics TRAM, 243

Libraries
  2D graphics, 109
  GPIB, 83
  SCSI, 93
  VecTRAM, 69, 119

Licensing, software, 465

Module motherboard architecture, 409
Motherboard support software, 127

NEC 9800 series PC board, 353
Network connection device, 377
Network support software, 131

occam 2 toolset, 9

Parallel C, program development, 435
Product reference tables, 467
Prototyping TRAM, 301

Quality and reliability, 463

Real-time executive, 139

SCSI libraries, 93
SCSI TRAM, 283
Software licensing, 465

TRAM motherboard, 375
TRAMs, 389
Transputer development kits, 63
Transputer modules, 389

Vector processing TRAM, 255
VecTRAM libraries,
  C interface generator & linker, 119
VecTRAM library, 69

Versatile real-time executive, 139
Video Image Processing TRAM, 295
VME rack, 381
VMEbus master/slave board, 333
VMEbus slave card, 329
VRTX32/T real-time executive, 139