



CONTENTS

NEWS 2

From the Editor	2
Contributions to the Newsletter	2
Back Numbers	2
The OUG Questionnaire	3
The Occam User group	6
Future Meetings	8

LETTER TO THE EDITOR

8

MEETING REPORTS

Report on the 8th Occam User Group Meeting	9
Panel Session Report	10
Inmos Product Update Report	11
Hardware SIG Report	13
Formal SIG Report	14

ARTICLE

Useful Titbits	15
----------------	----

BOOK AND ARTICLE REVIEWS

20

PRODUCTS AND SERVICES


21

BIBLIOGRAPHY UPDATE

36

NEW MEMBERS

38



NEWS

From the Editor

Interest in and membership of the OCCAM User Group has continued to grow at an ever increasing rate. A large number of contributions were received for this Newsletter, particularly, from companies offering product news. The unfortunate lateness of the Newsletter is principally due to these contributions, most of which had to be abandoned because of unsuitable formats. However, the Newsletter contains a lot of very useful information and news.

Simple instructions are given in the following section for the format of contributions. If the guidelines are followed then the job of editing would be much easier than it has been in the past.

Because of an ever increasing work load and other pressing interests the Newsletter has lost the services of my co-editor, Mike Barton. His help was solely missed in the preparation of this Newsletter. I would like to thank him on behalf of the user group for the work that he put into editing Newsletters 6, 7 and 8.

Derek Paddon, August 1988.

Contributions to the Newsletter

To allow the efficient processing of submitted articles, news, etc., please use the following guidelines.

- Follow the style in this Newsletter.
- Camera ready material is acceptable, provided that it follows the general style of this Newsletter. Pay particular attention to page width and page length. The editor may have to cut and paste your layout to fit part-pages; please bear this in mind.
- email (derek@uk.ac.bristol.compsci) and PC floppy disc material: LaTeX preferred, following the style of this Newsletter, otherwise unformatted ASCII, again being sympathetic to the general style of this Newsletter.

Back Numbers

Copies of Issues 6, 7 and 8 of the Occam User Group Newsletter are available while stocks last on application to the secretary at INMOS.

Stocks of Issues 1, 2, 3, 4, and 5 are now exhausted.

The bibliography started in issue 1, and the list of members in issue 2. Both have been supplemented in each issue. A consolidated list of members and a complete bibliography will be produced soon and will be sent to all members.

INMOS do not intend to pay for any more reprints of old newsletters.

All enquiries concerning the Proceedings of OUG Technical Meetings should be addressed to Mr van Eijbergen at IOS, van Diemenstraat 94, 1013CN, Amsterdam, Netherlands or (in America) to IOS, PO Box 2848, Springfield VA, 22152-2848, USA.

The OUG Questionnaire

Analysis of OUG questionnaires received.

Michael Poole

The OUG questionnaire was returned by 988 members, about 60% of those sent out. The membership list used for this newsletter distribution and future distributions includes these 988 members, any new members since we introduced the new enrolment form and any "lapsed" members who return the yellow rejoining form. A brief analysis of the information received follows.

Question 1 asked for full name and address. The only analysis done on these is geographical. Countries with 6 or more members are: UK(627) USA(100) West Germany(40) France(37) Netherlands(25) Switzerland(15) Italy(13) Eire (11) Japan(11) Finland(10) Canada(8) Denmark(8) South Africa(8) Spain(8) Sweden(8) Australia(7) Belgium(7) and Austria(6). Other countries represented are Bulgaria, Chile, China, Greece, Hong Kong, Hungary, India, Israel, Korea, Kuwait, New Zealand, Norway, Oman, Papua New Guinea, Poland, Portugal, Saudi Arabia and Yugoslavia.

Electronic mail addresses were given by 363 members, although in some cases these were actually Telex numbers or Fax telephones.

Question 2 asked members what kind of organisation they belong to. Four categories were suggested, with an option to describe any other category desired. The responses were: Academic(478) Electronics industry(256) Government(88) Other industry(87) Others(78). The others included various kinds of consultancy, the software business and a variety of more obscure types.

Question 3 asked how many transputers members normally use. The responses were: 0(228) 1(150) 2-4(197) 5-16(250) 17-64(126) 65-256(22) and > 256(14).

Question 4 asked what development hosts are principally used. These were analysed by searching for some significant keywords: PC(482) VAX(236) SUN(99) Meiko(19) and Stride(10).

Question 5 asked if members were interested in any of the subject areas of the existing special interest groups, or to suggest possible subjects for new groups. Although the question allowed people to distinguish between an "active" and a "general" interest, this distinction has been lost in the analysis.

The existing groups in order of popularity are: Hardware(492) Graphics(483) Artificial Intelligence(404) Operating Systems(368) Networks(366) Numerical methods (285) Formal aspects(245) Unix(283) and Learning(187).

After a certain degree of massaging to merge similar subject areas the following possible new areas attracted at least 6 members: Image analysis and vision(60) Digital signal processing(36) Programming languages(25) Robots and control(20) Simulation(14) Databases(8) Neural nets(7) Scientific(7) Telecomms(7) and Fault tolerance(6).

Question 6 asked members to put the existing services of the group into an order of importance. Members thought the newsletter most important, followed by technical meetings followed by program exchange.

Question 7. Are there any further activities you would like to see the OUG get involved in?

Question 8. Do you have any other views on the OUG you would like the committee to be aware of?

The answers to these questions have been taken together for analysis. When messages asking for new SIGs were eliminated, 213 non-empty messages survive. The allocation of messages to groups is somewhat arbitrary.

35 messages concern publications; members want more of them, more often. We have already started to publish proceedings of our technical meetings. We intend to take steps to encourage the production of an appropriate journal by a professional publisher. As we do not intend to start charging for the Newsletter its scope is restricted by what one can reasonably ask a volunteer editor to do, it will remain primarily a vehicle for news. A consolidated list of members and bibliography will be produced in the near future. Stocks of the early newsletters are now exhausted.

27 messages concern meetings; members want meetings nearer to where they live and of particular relevance to their own interests. It is hoped that current initiatives in the USA will meet some of the needs expressed by members there. Local initiatives start locally; if anyone wants to have a list of names of members in their own or neighbouring countries, please ask me for it or send a news item to the newsletter editor. Several members asked for more notice of meetings so people in remote places can attend. We now try to fix the host and dates of meetings at least a year in advance, but do not send the invitation to attend until we know more about the program, etc. I suggest that remote members contact meeting organisers as soon as they are announced, if they want to be sure of attending.

18 messages concern program exchange and related matters. We hope to do something to meet these needs now that occam 2 is properly defined and implemented. Any constructive suggestions in this area should be sent to Hugh Webber.

8 messages requested that more opportunities for training be created and 12 asked for better dissemination of technical information. 8 messages asked for better facilities for electronic mail communication.

Other subjects with more than 1 message included program conversion from other languages, influencing INMOS future products, new implementations of occam, problems of remote countries, improved publicity, possible collaboration with other bodies, collation of bug reports and language standardisation.

Some of the messages are more properly addressed to INMOS than to the OUG committee and these will be passed on.

I should like to take this opportunity to thank the many members who entered unsolicited message of thanks or general approval of the OUG's activities. These were greatly appreciated. A few people have suggested that the group's name should be changed so as not to put off those who wish to attempt to program their transputers without using occam. The committee have decided not to change the name at present as this might well introduce a different group of confusions with other similarly named groups.

Question 9 asked what possible annual fee (principally for the newsletter and administration) members might be prepared to pay. The answers were: none(117) 5(225) 10(429) 20(217). This information may be of use to the committee some day, but I am happy to report that INMOS are still prepared to stand all these costs at present.

The final question asked for permission to use the information supplied and to distribute names and addresses of members for various purposes. The four questions asked were essentially these:

(a) May name and address be published in newsletters or directory? (b) May answers to questions 1-5 also be so published? (c) May name and address be passed to third parties offering relevant products or services? (d) May all information be made available to anyone who wants it?

Any mark in the box opposite a question was interpreted as a YES (Y) answer. Absence of a mark was initially taken as a NO (N) answer. These questions are not independent and so anyone answering Y to (b) was deemed to have answered Y to (a), and anyone answering Y to (d) was deemed to have answered Y to all the questions.

This process classifies the responses into 7 classes: YYYY(620) YYYN(147) YYNN(51) YNYN(93) YNNN(43) NNYN(11) and NNNN(23). The four letters correspond in order to the four answers given.

Members in classes YYYY, YYYN, YYNN, YNYN and YNNN may have their name and address published in newsletters or a directory of members. Their names may also be passed to other members requesting selected lists of members in particular countries or with particular interests.

Only members in the first three of these classes will have answers to any of the other questions published in a directory.

Only names and addresses of members who have explicitly or implicitly answered Y to question (c) will be passed to third parties for marketing and related purposes. Anyone wanting to obtain such a file on a DOS disk should be prepared to make a donation to the expenses of a future technical meeting of the group and should approach me, preferably in writing.

If any possible new use of the names and addresses should emerge then only members who have answered Y to question (d) will have their names included.

Of course all members on the computer file held at INMOS will receive all Newsletters and other OUG mailings. Such mailings may include material supplied by third parties, who do not thereby get access to the complete name list. Inclusion of such material is currently charged to the supplier at a price which should cover the incremental cost to our mailing agents.

We trust that all members will agree that these policies do not contravene the spirit of the Data Protection Act. Thank you again to everyone who returned a completed questionnaire.

The OCCAM User Group

The User Group is an informal organisation run by its own members. Although its primary concern is the occam programming language the group is also concerned with INMOS transputers and all ways of programming these devices.

The main aim of the User Group is to act as a forum for the interchange of information among existing and potential users of these products and as a channel for communication with INMOS. These aims will be met by organising meetings, issuing a newsletter, and supporting the exchange of programs between members.

Membership is free upon submission of an enrolment form. The User Group is mainly dependent upon its own members to contribute to meetings, to provide material for the newsletter and to make their occam programs available to other members.

Occam User Group Newsletter

This is the main vehicle for communication between members and is sent out free of charge. It is issued approximately twice yearly in June and December. It includes supplements to the list of members and a bibliography of published work on occam and related subjects. It also includes names, addresses and telephone numbers of the members of the committee. Members are encouraged to submit short descriptions of their interest in and intended uses of occam. Please submit articles, letters, comments, enquiries on any occam or transputer-related subjects to the Editor: (address on the back cover)

Technical Meetings

These are held twice yearly, usually in September and March. Apart from any necessary business they include papers, presentations and demonstrations by members and by INMOS. The earlier meetings were informal and had no published proceedings. Recent meetings have included formal papers which it is expected will be published. If you are prepared to give a presentation or act as host to a future meeting, please inform the User Group Secretary or the meeting organiser (if known).

Special Interest Groups

There are special interest groups with the following areas of interest:

- Artificial intelligence,
- Formal aspects,
- Graphics,
- Hardware,
- Learning,
- Networks,
- Numerical methods,
- Operating systems and
- Unix

These groups hold meetings at the OUG technical meetings, and are also free to organise other activities amongst their members. Anyone wanting further information about any of these groups, or wanting to start a new one should communicate with the group chairman or the OUG secretary.

Program Exchange

The User Group does not provide a library but maintains a catalogue and, via the newsletter, allows members to publicise programs that they are willing to make available.

Contributors:- Please send a one page description to the coordinator of what your program does, its form (source/compiled etc), its hardware/operating system dependence, the exchange medium (type, format, etc.) and the name and address of the provider. It is advised that appropriate disclaimers be included.

Requestors:- Please make your request to the provider and not to the User Group. The User Group can itself provide no support for such programs nor can it accept any responsibility for problems that might arise due to their use.

The program exchange coordinator (to whom enquiries should be addressed) is identified on the back cover.

User Group Committee

The informal committee consists of a chairman, a secretary provided by INMOS, and members from a variety of user organisations. The full list of members is shown on the back cover.

Future meetings

The 10th Technical meeting of the Occam User Group will be held at Enschede, Netherlands, 3rd-5th April 1989. A call for papers for this meeting is enclosed with this newsletter. All enquiries should be addressed to Andy Bakkers at Twente University (+31-53 892790).

LETTER TO THE EDITOR

The Editor,

Occam User Group Newsletter,

Yesterday we were given a presentation and demonstration of the 'Stand Alone Toolkit' and 'Alien Compilers' for transputer application development, by Stephen Brain from Inmos. This came about because, although we have been developing new work in occam, we are likely to need to port existing processes written in other languages onto the transputer to incorporate as components of integrated systems.

There is a body of opinion here (composed of those who are not familiar with TDS), as elsewhere, that the Toolkit provides the best way forward. Personally, I disagree with this view, but accept the need to provide the development route required by the customer. TDS is clearly the best environment for developing occam applications, but where large amounts of existing code are to be ported onto the transputer, or programmers cannot be retrained to occam, it makes sense for the programmers to work in a familiar environment.

I have been disappointed that the folding editor was not to be part of the toolkit, and that Inmos have no plans to make it available independently. However, I was absolutely horrified to learn that there are no plans to provide any form of integration between the Toolkit and TDS. Surely, it would not be too difficult to provide the means to import units compiled using the Toolkit as SCs into TDS - or even make the 'alien' compilers available within TDS.

This policy on the part of Inmos appears to leave no reasonable development route to those of us who will need to produce most of our applications in occam and who wish to use TDS, but who also need to import some existing functions written in 'alien' languages. We will, of course, be able to use TDS to develop our occam code for perhaps 30 transputers in the usual way. But if we wish to include, say, FORTRAN processes for just two or three transputers, we will be forced to export our occam code to an ASCII file and then compile and build using the Toolkit. This does not seem a reasonable level of support for those of

us who have been using and promoting TDS, but is rather, in our opinion, a significantly retrograde step.

Dr S J Oldham.

Ferranti Computer Systems, Bird Hall Lane, Cheadle Heath, Stockport, SK3 0XQ.

June 24, 1988.

MEETING REPORTS

Report on the 8th Occam Users Group Meeting

Oliver J. Miles, University of Bristol

The meeting was held at Sheffield City Polytechnic on Monday 28 March and Tuesday 29 March, organised by Jon Kerridge. The Special Interest Groups met from 7.15pm to 10.00pm (!) on the Tuesday in 1-hour sessions. The Formal Dinner was held on the Monday evening. For a change, there was no after-dinner speaker. This perhaps was not a bad thing.

250 delegates attended, 165 arriving Sunday night. The numbers attending the SIGS are:

A.I.	44
Operating Systems	53
Numerical Methods	12
Networking	41
Formal Techniques	27
Unix	32
Learning	23
Graphics & Images	65
Hardware	63

The Meeting was unusual in that copies of the Proceedings were supplied to all delegates. Further copies can be obtained from the publishers 'in due course'. Because of this, this report will concentrate on the panel sessions and SIGS.

The papers presented were:

- A Comparison of Two Notations for Programming Image Processing Applications on Transputers- P J Morrow et al
- Dynamic Processes in Occam- I A Horton and S J Turner
- Parallel Programming Toolkit for 3L - C, Fortan and Pascal- C P Winder
- PIX : NeWS for Parallel Computers- P Goward and W Leler

- Occam and Transputers for Industrial Applications- H A M Hendrikx and R J Hack-
ing
- Transputer Instrumentation Applied to Electrostatic Powder Flow Measurement- E
Mills and B C O'Neill
- A Talking Bee on the Transputer- D Ellison and L Natanson
- Surface Tracking within Three Dimensional Datasets using a Generalised Message -
Passing System- M G Norman and R B Fisher
- 3D Medical Graphics - Using the T800 Transputer- A C Tan, R Richards and A D
Linney
- Transputer Implementation of a Graphics Pipeline for Octree Encoded Objects- B
W Heal
- Multi-transputer based Parallel Implementation of Feature Extraction for Object
Recognition- D W Downing and I B Bennet
- A Medium Grained Parallel Computer for Image Processing- R Cok
- Real-time Processing of Large Volume Data from Photographic Plate Measurements-
W A Cormak et al
- Adaptive Routing Techniques in Simulated Computer Networks- M C Bowler, M J
Morse and N Frydas
- Switching Networks for Transputer Links – see note below- D A Nicole, E K Lloyd
and J S Ward
- Using Transputers in an Ethernet Environment- R M A Peel
- Implementation of Back-propagation on a Transputer Array- G Richards
- Concurrency in Database Management System Design and Implementation- M E C
Hull and F J Bell
- Cellular Automaton Lattice Gas Hydrodynamics on a Concurrent Supercomputer- B
Wylie

NB Errata - Switching Networks for Transputer Links - Nicole et al p 161 remove all down to and including ... the group containing A it has and insert this block on p162 between ... If we consider the outer and ... colour and which is unused at A

Panel Session - chairman Peter Welch

	Peter Welch	University of Kent
	Bob Gustafson	Digital, Chicago
The panel consisted of:	Robert Stallard	Racal-Milgo
	Duncan Roweth	Meiko
	David May	(didn't say where he was from!!!!)
	Denis Nicole	University of Southampton

Q1. Is Occam dead? What is the future of Occam vs C and Fortran? Should the OUG not face reality and become the TUG?

- DN - Occam is the best introduction for students studying concurrent programming eg an X-25 pad as a student final year project.
- DR - We provide all and suggest Occam as a communication Harness
- RS - Opportunity to use Occam came too late - they use extended Fortran
- BG - The U.S. perspective - Interest has waned - Floating Point Systems were doing OK until it was evident that Occam was being used. There is no editorial comment on Inmos from trade journals. On the other hand Motorola and Intel products are very heavily advertised.
- PW - Occam must be sold on the line of Program Security (Formal Methods)
- DM - Transputer was designed for reliable embedded systems - this was the largest market forecasted - dominated by the Z80 & 6502. There is growing interest - there are 300 Occam users in Japan. At present Transputers are being used in Laser printers and Video-phones. It is expected that Occam will be the first of hundreds of parallel programming languages. 'C' has been around for 20 years and the standard has still to be agreed.
- DN - Electrical Engineering students are being asked for CORAL and ADA for embedded systems.

Q2. What future developments are to take place with TDS?

- PW - TDS is a poor environment for large project teams. Inmos are now providing an 'unbundled' TDS
- DR - TDS was a step in the right direction but things happened in the wrong order. Full interfaces to the utilities etc. will be made available as a technical note to the July release of TDS.

The remainder of the session dealt with future Inmos software and hardware which is mentioned below.

Inmos Product Update - Chris Followell

Inmos was the fastest growing Semiconductor Company in 1987. Last month (Feb 88) it made a profit (applause!) and now has 250 sales outlets. Software: Symbolic debugger now available. 'runtime locate' will now access source lines even in a library. Values of variables can be accessed and which Transputer it is on. The states of the channels and processor can be examined and the debugger can generate memory maps and debug at Transputer

Instruction Set level The Occam Stand Alone Toolkit will be available providing mixed compilation from the command line.

TDS	Toolset
-	2000 pounds
integrated environment	disint. environment - uses command line
debugger	- not yet
folding editor	none
	VAX & SUN simulator available - this interprets the T-code generated by the Inmos' compilers.

A transputer card for the VME bus - the B011 - will be available. Coming soon will be a full size Sun motherboard for 32 TRAMS (TRAnsputer ModuleS).

	HOST	compiler:	C	Fortran	Pascal
	SUN	D511	D512	D513	
New compilers :	VAX		D611	D612	D613
	PC		D711	D712	D713
	NEC PC		D811	D812	D813

All compilers support ANSI standard (where applicable) Inmos is currently trying to automate the notification of new software releases to customers - registration cards will be sent out with future releases.

	T800C	(current)	17-20MHz
New Transputers :	T800D	(end of 1988)	25MHz
	T800E	(early 1989)	30MHz

The T801 will replace the multiplexed data and address busses with separate busses in a new 100 pin package with 2 cycle memory access (4Mbytes/sec).

The T222 will be a T212 (16 bit) with 4K on chip.

The T425 will be a T800 without the floating point unit.

It was pointed out that a T800-17 with 160nS memory will be faster in memory access than a T800-20, as the 20MHz version will be 'too fast' and have to wait for 4 (20 MHz) cycles for an access instead of 3 (17MHz) cycles. Faster can mean slower !

The technical notes are now up to 37, the latest being 'High Performance Graphics'. Prentice-Hall now publish all technical notes in bound volumes.

The latest transputer module systems for the IBM PC range are TRAMS, consisting of a B012 motherboard with a C004 link configurer to hold up to 10 transputer modules.

Special Interest Groups:

Hardware SIG - Chairman Tony Gore

(I attended the hardware SIG, a brief summary follows, O.J.M)

A hardware SIG newsletter is available as a separate item - contact Tony Gore of Inmos.

The meeting started with a presentation of NETBUS by Adrian Lawrence of the Micro-processor Unit, Oxford University. Netbus is a 'set of power lines, 63 transputer links and system services, its purpose being to link together circuit boards via 2 stackable 96 pin DIN connectors arranged in a 'Tee' on each board in a simple, cheap and standardised fashion. Copies of a draft description were handed out which gave details of the system services implemented, message passing, command set, pin allocation and geometry. A discussion followed. It was pointed out that the power supply pins may well be insufficient to provide a clean supply to boards not directly connected to the power supply. A better arrangement would be to use separate high current connectors as well. My own thoughts on this are that even 192 pins can take an awful lot of separating, there being no facility for extraction levers.

The next presentation was by Tim Normanton, of Smith Industries, of a graphics board which interfaces a 34010 graphics chip to a T212-20 transputer. The frame store is 1M of 4 or 8 bits, software configurable, and gives a resolution of 768 x 576. The frame stores can be chained to increase the image area.

Tony Gore mentioned some points about the hardware SIG. On CIX there is topic 'Occam Hardware' which is the new bulletin board for this SIG. The new number is 01-399-5252. There is also a Transputer Users Group (not connected with Inmos or the OUG - subscription is \$5 per month and is currently being used by Atari and VAX developers. He also mentioned that Inmos were enthusiastic about a simple subsystem bus for connecting up transputers to other (non-transputer) systems. He congratulated Adrian Lawrence on coming up with a reasonable proposal.

Operating Systems - chairman Gordon Manson

	TDS	
	Helios	Trent Polytechnic
	Hobbes	Transoft
Current operating systems in use are:	Trillium	Cornell University
	ERIX	Meiko / Edinburgh University (UNIX)
	Mercury	Howard Oakley

Report on Formal Techniques SIG

Bob Stallard

Racal Milgo Ltd., Bartley House, Station Road, Hook, Hampshire, RG27 9PE.

At the Sheffield OUG meeting a select few attended the Formal Techniques SIG. There was some good news, Michael Goldsmith of Oxford University, P.R.G. has circulated a draft description of his occam transformation system. This system runs on a SUN workstation and allow users to interactively transform their source occam programs according to the rich set of transformation laws of the language. Correct semantics are always maintained by the system. The system makes use of the 'ML' notation to perform the specify the rules. The group is currently working on an occam 2 version, which should be ready in the summer. Jon Kerridge, our host at Sheffield, reported that a version of ML has now been ported onto a Transputer, and that it runs impressively fast.

I did my best to stimulate new areas of potential FT effort for occam by running through a 'Wish List'. This included the design of a mechanism to translate other source languages into (sequential) occam. This was so that sceptical software managers who complain about the 'software rewrite' costs could be convinced of the wisdom of the change. Everyone seemed to think this was a long way off, and that even the 'simple' step of translating occam 1 to occam 2 is not that easy.

What would help is a specification language that maps nicely onto occam. It was suggested that dataflow approaches, such as SSADM and Petri nets are good candidates. There is of course C.C.S. and C.S.P. as well, but there is a dearth of tools in this area. Perhaps a 'higher' level language such as a process oriented language (I.B.M.'s NIL) or an object oriented language (Smalltalk) could act as a bridge between levels.

As always deadlock analysis was mentioned as a part of every new user's 'occam culture shock'. The experts suggested that a form of templating or algorithm 'idioms' can be successfully applied to guarantee absence of deadlock, but with commensurate loss of efficiency.

Discussion then strayed into the provision of tools to embark on impossible errands. For example, it is not possible in general to test an arbitrary program for deadlock. Many of the algorithms in the area of formal methods have exponential complexity measures (they take forever) and cannot solve arbitrary input problems. I feel strongly that, just because a method can not be applied in all cases, the method is not altogether useless. Most tools would be able to reach a definite yes/no answer for straightforward (well structured) programs, in other cases a 'maybe' or 'don't know' answer will have to do, but this may be better than nothing.

There was a general high regard of the TDS from the formal technique point of view, making good use of some of occam's neat semantics. It was hoped that the general unbundling of the TDS will enable software houses to integrate some useful tools to manipulate occam programs. Let me know if you know of any such plans.

Finally, the meeting, by way of a theatrical interpretation of occam program execution demonstrated a reported problem with PRI ALT on a Transputer. This concerns the case of more than two input guards on a PRI ALT construct, at least one of which represents an external channel. If timings conspire against it, it is possible for a later, higher priority (external) input event to overtake an earlier, lower priority input event. From personal chagrin, the implementation of ALT is an extremely tricky affair, quite apart from the study of the tricky formal semantics of nondeterministic choice. At that stage the meeting reached its end.

There is hope that there will be another session at the Southampton meeting, let me know if there is any news to be circulated there.

26th April 1988

ARTICLE

Useful Titbits

Alan Chalmers, Dept. of Computer Science, University of Natal,
Pietermaritzburg, South Africa

Solving Subtle Deadlock

Termination of occam processes typically consists of the "passing on" of a close down message. On receipt of the message, the process first passes it on before finishing.

A process of this form would look like:

```
SEQ
  busy := TRUE
  WHILE busy
    PRI ALT
      interrupt.in ? busy -busy is set to FALSE
      interrupt.out ! FALSE
    ... other alternatives
```

This is not sufficient if the communication is bi-directional. Any attempt by process A to notify the next process, process B, of the shut down will result in Deadlock if that process is currently waiting to communicate with process A.

Process A therefore has to "clear" any outstanding communication with B prior to passing on the interrupt.

SEQ

```

busy := TRUE
WHILE busy
  PRI ALT
    interrupt.in ? busy
    SEQ
      from.B ? x      -clear the channel
      interrupt.out ! FALSE -tell B to terminate
    ... other alternatives

```

Despite this added precaution, the above code is still not sufficient to avoid deadlock. The cause of the deadlock is the very nature of the parallel execution of occam processes. The moment process A executes the input process "from.B ? x", process B is once again free to continue its parallel progress. Thus before process A can output the close down message to process B on the interrupt.out channel, process B may have: checked its interrupt.in channel; assured itself that there is none; and proceeded to output to process A. When process A finally performs "interrupt.out ! FALSE", it will be too late. Exactly the situation process A had tried to avoid by clearing the channel will still exist.

To avoid this subtle deadlock it is necessary to introduce a "third party" running at the highest priority within process A to perform the communication.

```

SEQ
  busy := TRUE
  WHILE busy
    PRI ALT
      interrupt.in ? busy
      SEQ
        special code
        CHAN OF ANY comm :
        PRI PAR
          BOOL going :
          SEQ
            comm ? going
            interrupt.out ! going -close down process B
          SEQ
            comm ! FALSE
            from.B ? x      -clear the channel
        ... other alternatives

```

The use of the PRI PAR construct ensures that process B, even if it is running on a separate transputer, will not have checked its interrupt.in channel before process A has output the "close down" message on this channel.

Round-robin selection of alternatives

Should more than one channel be in a ready state within an ALT or replicated ALT construct, the selection is made: "in an arbitrary and implementation dependant fashion"

[Pountain 86]. In the version of the software I have been working on, IMS D700C of April 1987, this means the following:

(1) Selection in the ALT construct is "from the bottom up"

ie. in the following construct:

```
ALT
  chan1 ? x
  ... action 1
  chan2 ? y
  ... action 2
  chan3 ? z
  ... action 3
```

if all the channels: chan1, chan2 and chan3, are always in the ready state then only action 3 will ever be selected.

(2) Selection in the replicated ALT construct is "from the top down"

ie. in the following construct:

```
ALT i = 0 FOR 3
  chan[i] ? x[i]
  ... action[i]
```

if all the channels: chan[0], chan[1] and chan[2], are always in the ready state then only the action corresponding to chan[0] will ever be executed.

This is unsatisfactory as it results in the "starvation" of the processes attached to the other channels.

By limited use of inline code via the GUY construct in conjunction with guards on the alternatives, round-robin, random and several other methods of selection are possible.

The code for the round-robin method of selection is given below:

```
VAL choices IS 3 : -no of incoming channels
[choices] BOOL selected : -used as the guards
INT round.robin
SEQ
  round.robin := 0 -this could be a random starting point
  busy := TRUE
  WHILE busy
    SEQ
```

```

- select an available channel
[choices] INT available :
INT how.many :
SEQ
  — initialise variables
  SEQ lc = 0 FOR choices
  PAR
    available[lc] := (-1)
    selected[lc] := FALSE
  - see what channels are available
  PROC chan.available(CHAN OF ANY chan, INT a, VAL INT no)
  SEQ
    GUY
      MINT
      LDL chan
      XOR
      CJ .end -channel not ready
      LDL no -channel ready
      STL a
      :end
  :
  PAR i = 0 FOR choices
    chan.available(input[i], available[i], i)
  - choose one of these via round-robin
  how.many := 0
  SEQ lc = 0 FOR choices -compact those available
  IF
    available[lc] < > (-1)
    SEQ
      available[how.many] := available[lc]
      how.many := how.many + 1
    TRUE
    SKIP
  IF
    how.many = 0 -no channel yet available
    SEQ i = 0 FOR choices
      selected[i] := TRUE -all possible
  TRUE
  sample IS round.robin :
  SEQ
    sample := sample + 1
  IF
    sample > (how.many-1)
    sample := 0
  TRUE
  SKIP
  selected[available[sample]] := TRUE
  - now select the appropriate channel
  ALT i = 0 FOR choices

```

```
selected[i] & input[i] ? x[i]
... action[i]
```

The random or other methods of selection can be achieved in a similar manner.

These methods of selection may also be used in conjunction with a PRI ALT construct where one channel, say the interrupt.in channel, must have the highest priority, while the other channels can be dealt with in some fair manner.

```
- select the interrupt or the appropriate channel
PRI ALT
interrupt.in ? busy
... close down
ALT i = 0 FOR choices
selected[i] & input[i] ? x[i]
... action[i]
```

or

```
- select the interrupt or the appropriate channel
PRI ALT
interrupt.in ? busy
... close down
ALT
selected[0] & chan1 ? x
... action 1
selected[1] & chan2 ? y
... action 2
selected[2] & chan3 ? z
... action 3
```

Reference

[Pountain 86] 1986 D Pountain and D May, "A tutorial introduction to occam programming", documentation supplied with the D700c compiler, August 1986.

Comments to Alan Chalmers or to the editor of the newsletter please.

BOOK AND ARTICLE REVIEWS

The Editor welcome the contribution of books and articles for consideration in this section.

An introduction of OCCAM 2 Programming

by: **K.C. Bowler, R.D. Kenway, G.S. Pawley, D. Roweth.** Published by Chartwell-Bratt, 1987, at £6.95

This inexpensive book was recommended by myself to undergraduates during the last academic session. OCCAM 2 is quite well described, together with some implementation, in about 40 pages of text. My students found this section of the book easy to follow and very helpful during the first two or three weeks of their course. Unfortunately, the remainder of the book is a little disappointing. It starts with a chapter on Cellular Automata followed by a chapter on simple Parallel Algorithms and a very simplistic chapter on Parallel Architectures. The topics in the three chapters were too briefly dealt with, to make them worthwhile.

The final sections on the OCCAM programming system and the TDS were again found to be very useful.

On the whole, this book is a good buy, but it is a pity that the authors did not stick to programming with perhaps some more detailed examples.

(Derek Paddon)

Parallel Processing, The Transputer and OCCAM

by: **Alison Carling.** Published by Sigma Press, 1988, at £12.95

Only the last third of the book deals with the Transputer and OCCAM, whilst the first two thirds gives a simple overview of parallelism in its broadest sense.

Most of the major computer architectures are described: Systolic architectures, array processors, data flow computers, multiple processor systems, vector processors, etc. The languages for many of these systems are also briefly described. Is this a useful introductory text book on Parallel Processing? I do not think so. A book published in 1988 should mention some of the latest systems. The Illiac IV is briefly described and so is the MPP, but why not the Mini DAP or the connection machine in detail. The powerful and recent Japanese supercomputers are not mentioned.

There is nothing in the two chapters on Transputer and OCCAM to excite us, in fact, the description of the language is as short and as simple as we have often seen in early Inmos product literature.

I find it difficult to judge the readership for which this book is intended. It is too simple for a college text and too out of date even for a general readership; OCCAM 2 not being mentioned attests to this assertion.

(Paul Chapman)

Parallel Programming

by: R.H. Perrott. Published by Addison-Wesley, 1986, at £14.95

Ron Perrott's work is well known to OUG members. Parallel Programming is a well-polished exposition which considers languages that are semantically as far apart as Modula-2 and CRAY FORTRAN.

The book is divided into four parts - 1. History and development. 2. Asynchronous parallel programming. 3. Synchronous parallel programming. 4. Data flow programming. OUG members will, of course, find part two the most interesting section. Here, the author deals with Process Synchronisation, Message Passing Primitives, Modula-2, Pascal Plus, Ada and finally OCCAM.

Although, little theoretical basis is given for any of the languages, each is adequately motivated and described with examples derived from a variety of problems. Parallel programming can be recommended, particularly, if the reader wishes to understand the relationships between languages and styles of parallel programming. Do not expect the text to show you how to solve your problems in parallel programming, but it will aid the reader to develop a better understanding of programming languages and parallelism.

(Derek Paddon)

Book Received - Neural and Massively Parallel Computers - The Sixth Generation

by: Branko Soucek and Marina Soucek. Published by Wiley, 1988, at £45.

This book was received in August and will be reviewed in the next newsletter. At first appraisal it appears to be an excellent book.

PRODUCTS AND SERVICES

The National Transputer Support Centre

The National Transputer Support Centre opened officially on March 7th. The Centre is based in the Science Park, Sheffield. Besides holding a range of equipment and application examples the Centre will act as the UK library for public domain transputer software. The Centre is currently arranging a series of courses and some demonstration projects. Full details of these can be obtained from any of the centre staff, temporarily at:

196-198 West Steet, Sheffield, S1 4ET, tel (0742) 768740.

The centre will also act as the North-East UK Regional Support Centre.

Roger England, Centre Manager.

BIRA (The Belgian Institute of Automatic Control)

Seminar

**Transputers for Industrial Applications, October 18, 1988, Switel Hotel,
Antwerp, Belgium**

Objectives:

This seminar shows some of the industrial applications of transputer systems, both in the presentations and in the accompanying exhibition.

Who should attend? This seminar is invaluable for developers of high-speed or fault-tolerant systems, programmers who want to exploit parallel processing techniques and people who have applications that demand a very high performance, such as image and signal processing, computer graphics, real-time simulation and animation, number crunching, embedded controllers, adaptive filtering, pattern recognition, robotics, telecommunications, databases, molecular modelling, artificial intelligence and expert systems.

This seminar will benefit both project managers, developers and technically aware management, as the presentations will be of a high-level and are given by experts in their field.

Why should you attend? This seminar is almost unique of its sort, because of the emphasis on the industrial applications of the transputer.

Together with this seminar, we organize a specialized exhibition in which several manufacturers of hardware and software for the transputer demonstrate their products and applications. With more than 15 companies represented, it is one of the largest exhibitions of transputer technology there has ever been.

Prof. dr. ir. L. Boullart, Chairman BIRA-DTCS.

ir, P. van Renterghem, Seminar coordinator.

Programme:

- Transputer and Occam Tutorial, - Dr David May, Inmos Ltd., U.K.
- Transputers for Industrial Applications, - ir. Patrick Van Renterghem, Automatic Control Lab/The Transputer Lab, State University of Ghent, Belgium
- A Transputer Sonogram Display System - Mr. Andrew Holman, Topexpress Ltd., U.K.
- The Helios Operating System, - Dr Tim King, Perihelion Software Ltd., U.K.

- Fault-tolerant, Self-repairing Transputer Arrays, - dr. Richard Armstrong, Smith Associates Ltd., U.K.
- Neural Controllers and Transputers, - Prof. Andre Bakkers, University of Twente, Enschede, The Netherlands

Contributors to the exhibition:

- Apollo,
- Arcobel (Parsytec),
- Caplin Cybernetics Corporation (C3),
- Inmos,
- Intelligent Systems International (CSA),
- Inducom Systems (Definicon and Protheus),
- Lemni (Microway),
- Meiko,
- Niche Technology Ltd, (Niche Technology, 3L)
- Parsec Developments,
- Prentice-Hall books,
- Quintek Ltd,
- Sension,
- Sheldonberry Electronics.

North American Transputer User Group

What is NATUG?

NATUG is currently an INMOS-sponsored association of Transputer users that is moving towards becoming an independent organisation. The group periodically holds national meetings. In the near future the group intends to publish a newsletter.

Membership of the group is free (at the moment), details can be obtained from Tom Rethard, Storage Tek, MS 9174, 2270 S 88th Street Louisville, CO 80028-9174.

INMOS Product Update

The full OCCAM 2 product compiler is here!

The long awaited IMS D700D Transputer Development System (TDS) due to be shipped to distributors in July 1988. This product contains:

- The full product occam 2 compiler
- The *NEW* symbolic debugger
- Extensive library routines

as well as a linker, network configurer, memory configuration program, file conversion utilities, and a comprehensive set of example programs and tutorial files. The arrival of the new compiler is significant in many respects, especially in that it produces code that utilises the transputer's on chip RAM more effectively, allowing many applications to run as much as twice as fast as was previously possible.

Current INMOS TDS customers may purchase an update to their version of the TDS from their INMOS distributor for a nominal media charge. Only one update may be purchased per copy of the TDS owned, and proof of original purchase may be required. All updates must be purchased via an official INMOS franchised distributor. There is already considerable interest being shown in this product, and you would be well advised to place an order with your distributor as soon as possible. It is first come first served, and low cost updates will be available for a limited period only.

The IMS D700D will also be available as part of a bundled hardware and software package, the IMS D701-5 and IMS D701-6, which contains the TDS software and a TRAM module and motherboard hardware solution (inc. IMS B008, IMS B404-3, IMS B401-3). More information on this and other H/W & S/W packages can be obtained from INMOS and its franchised distributors.

The INMOS IBM PC Toolset - IMS D705A

The INMOS Toolset for the IBM PC is currently available from all INMOS distribution outlets (POA). The Toolset is designed as an alternative development system for

- 1 Users who wish to compile code using any of the INMOS transputer compilers (ie. FORTRAN, Pascal, or C), and/or
- 2 Those users who prefer to develop their software within a conventional or existing development framework.

A promotional pamphlet which explains the differences between the Toolset and the TDS is available from all distribution outlets.

New products on the horizon....

A new range of software products is currently under development, and is likely to be available nearer the end of this year. These products are based on the highly successful PC Toolset (see above), and support software development on the VAX (running under VMS) and the SUN (running under VMS). Both the VAX Toolset (IMS D605) and the SUN Toolset (IMS D505) will allow users to compile full occam 2 for the transputer either on the host, or using a faster transputer based compiler which will run on an attached transputer board. Both toolsets will have multiuser facilities and will interface to other language compilers (eg C) which should be available from INMOS at about the same time. Please watch this space for further information on these and other new products.

PROMOTIONS AND DISCOUNTS!

The NEW Parallel Processing Starter Kit - IMS D101-1

This limited period promotion offers a D700C (or D700D when available) plus a B004-4 PC add-in card plus a B003-2 four-transputer board, all at a considerable discount. The package allows users to build and test parallel systems running on transputers, and contains example programs and teaching material (eg. the books 'OCCAM 2 Reference Manual' and 'A Tutorial Introduction To OCCAM' are included). Please ask your local distributor for information and pricing. Available only while stocks last.

ITEM Promotion

The current range of INMOS ITEMS (ie ITEM 300, 400 and 4000) are all being offered at a **discount of 20%** to all educational establishments. Available for a limited period only!

For further information on any of the above, please contact your local INMOS franchised distributor.

The QT System

A complete, multi-user MicroVAX-Transputer environment

The QT series of MicroVAX transputer systems is an integrated family of hardware modules, software tools and compilers.

The hardware modules are all standard "dual height" (ie, half-slot) Q-bus boards which fit inside a MicroVAX cabinet and require no external hardware or power supply. The QT0 board establishes a high speed Q-bus/transputer interface; other boards offer different combinations of transputers and memory and can be linked to provide arrays of unlimited size. All modules are compatible and offer a flexible, expandable, MicroVAX resident transputer system.

New modules are being added to the range on a regular basis. Forthcoming hardware modules include advanced transputer-based video I/O, graphics and interface boards.

Currently available software includes a stand-alone multi-user occam 2 programming environment; an advanced change control system; and compilers for FORTRAN, C, PASCAL, Parallel FORTRAN and Parallel C.

CAPLIN CYBERNETICS CORPORATION

Poplar Business Park 10 Prestons Road London E14 9RL Telephone 01-538 1716 Fax 01-538 4151

QT0 is a high performance MicroVAX/transputer interface on a dual-height Q-bus board. It provides four independent transputer links each with full subsystem control, and is supplied with device-driver software which makes each link available to the system as a

standard VMS device. High-speed DMA is achieved via dual-ported buffers supervised by an on-board T212 transputer. QT0 is designed to control up to four separate multi-transputer systems, and is ideal for use with other products and software in the QT series.

Processor	IMST212 transputer (dedicated to system management)	QTdriver Device Driver Software supplied with unit:
Memory	2kbytes dual-ported SRAM 2kbytes SRAM on T212 4kbytes EPROM	SQIO Functions
Parity Error	Q-bus parity checked	10\$.READxBLK 10\$.WRITExBLK 10\$.SENSEMODE 10\$.SETMODE
MicroVAX Interface	Q-bus loading: 2.9 ac loads, 1.0 dc loads Power: 5V dc @ 1.6A max, from MicroVAX	Modifiers
Transputer Interface	External Links: 4 Subsystem Ctrl: Fully independent on each link Connections: Via standard Link and Reset cables Link speeds: 5, 10 or 20 Mb/s, user-configurable	10\$.TIMED 10\$.WORD
Throughput	Block data rate: 1 Mbyte/s to or from the Q-bus	
Expansion	Multiple QT0s supported Direct connection to QT4 MicroVAX transputer boards Link access to any other transputer-based system	
Size	Standard dual-height Q-bus module: 226 x 132 x 12.7 mm (8.9 x 5.2 x 0.5 in)	
Environment	Temperature: 0 - 66°C storage, 5 - 60°C operating Humidity: 10% - 95% noncondensing	

QT4 is a MicroVAX-resident transputer board designed for use with the QT0 interface. It is a dual-height Q-bus module containing an array of up to four IMST414 or IMST800 32-bit transputers, with 1Mbyte of DRAM per transputer. QT4 uses the Q-bus for power only, and

provides edge-connector access to transputer links and subsystem control lines so that transputer arrays of unlimited size can be constructed. QT4 may be linked to any other transputer system, and uses the same topology as the Inmos B003 board.

Processors	Type:	IMST414 @ 15 or 20 MHz IMST800 @ 17.5 or 20 MHz
	Number:	Up to 4
Memory	Type:	DRAM
	Size:	1 MB per transputer
	Cycle Time:	Selectable down to 200ns
	Type:	SRAM (zero wait state)
	Size:	2 kB per T414 or 4 kB per T800
MicroVAX Interface	Q-bus:	via QT0 interface board
	Power:	5V dc @ 2A max. from MicroVAX
Transputer Interface	Links:	8 uncommitted, 4 hardwired
	Connections:	Via standard Link and Reset cables
	Link speeds:	5, 10 or 20 Mb/s, user-configurable
Expansion	Multiple QT4s supported Link access to any other transputer-based system Compatible with Inmos "B00X" evaluation cards	
Size	Standard dual-height Q-bus module: 226 x 132 x 12.7mm (8.9 x 5.2 x 0.5 in)	
Environment	Temperature:	0 - 66°C storage, 5 - 60°C operating
	Humidity:	10% - 95% noncondensing

Software	QTdriver VMS Device Driver supplied free with QT0. MicroVAX Transputer Development Software and occam Toolset available separately. Transputer-based compilers are available for Fortran, Pascal, C, and other popular languages.
-----------------	---



Gemini Computer Systems Limited

MORE POWER, MORE SPEED WITH GEMINI PLUG-IN TRANSPUTER BOARD

The GM8100 series of Inmos-based transputer boards from Gemini Computer Systems continues the commitment to British-developed 32-Bit parallel processors and follows the launch of the British designed and built Gemini AT.

As plug-in parallel co-processors for the Gemini AT, IBM PCs and compatibles, the GM8101 transputer board offers users the selection of 4Mb or 8Mb of memory and configurations for more powerful T800 processors and D-RAM speed options of 80nS, 100nS, 120nS or 150nS.

Total flexibility is achieved with simple link changes; a low-specification board can be upgraded to one of higher specification, giving the board longer life. This simple task can be carried out by users themselves, or the boards can be sent to Gemini for upgrading.

Having recently formed an alliance for the design and development of transputer systems with Glasgow University's Computational Chemistry Group, Gemini is keen to further the development of user applications. Software houses with portable software can apply to Gemini for joint participation in transputer development projects.

Prices:

From £2,200.00 for a minimum board up to £4,350.00 for a board with 8M byte of high speed D-RAM memory and a 20MHz T800 processor.

*Springfield Road, Chesham, Bucks HP5 1PW.
Telephone: (0494) 791010. Telex: 837788*

Perihelion Transputer FarmCards

Product description

Overview

- Perihelion FarmCards contain up to four INMOS Transputers
- Each Transputer has its own dedicated RAM
- Any system that has a spare INMOS link interface can benefit from FarmCard expansion
- There is no theoretical limit to the number of FarmCards that can be interconnected
- Special cards are available with various processor and memory configurations

Processors

- Perihelion FarmCards can be supplied with either T414 or T800 processors
- All processors run at 20 MHz
- Each card can host up to four processors
- Each processor can be accompanied by up to 16 Mb of memory

Links

- Each processor has four serial links for 20 Mbit/s communication between processors
- The link configuration is substantially user-selectable
- Uncommitted links may be switched electronically on a 42-way edge connector via C004 crossbar switches
- Alternatively, links may be patched manually via on-board five-pin connectors

Memory

- Each processor's RAM is organised as a linear memory map with the processor on-chip memory at the bottom of the address range
- Off-chip memory cycles at 200 nS, which is equivalent to 4 Transputer cycles

Diagnosics

- Processor status is indicated by

LEDs for diagnostic and debugging purposes

- The built-in proprietary diagnostic bus permits users to reset one or all processors
- The diagnostic bus also facilitates remote processor analysis
- The bus feeds a pin-header and a 42-way link connector for daisy-chaining further FarmCards
- Each processor can be independently controlled regardless of the number of active FarmCards

Physical

- FarmCards are 125mm wide by 340mm long and fit the Atari Transputer Workstation (ATW) expansion plane
- FarmCards also fit the Perihelion expansion box with integral psu for stand-alone use
- Each fully-populated FarmCard typically consumes 12 W

PERIHELION and HELIOS are trademarks of Perihelion Ltd. INMOS is a trademark of the INMOS Group of Companies

About Perihelion Ltd

Perihelion was founded in 1987 in response to growing demand for fast and powerful graphics workstations. Directed by Jack Lang and Richard Miller, Perihelion special-

ises in the rapid design and development of innovative computer systems; it has successfully completed contracts for several major microcomputer manufacturers.

© Perihelion Ltd 1988
Cambridge CB2 1UW

Product

Price in £ sterling
excluding V.A.T.

Transputer Farm Card

F101	1 x T800 + 1 Mbyte DRAM	995
F102	2 x T800 + 1 Mbyte DRAM each	1795
F103	3 x T800 + 1 Mbyte DRAM each	2250
F104	4 x T800 + 1 Mbyte DRAM each	2995

NICHE

p a r a l l e l s o l u t i o n s

The NT1000 provides the professional software developer and end user with modular extendable computing power. In combination with the Sun Microsystems hosts, the system offers both flexibility and outstanding performance which can be adapted to the evolving needs of the user.

Plugs directly into a standard Sun/3 or Sun/4 chassis.

Provides both a multiprocessing and parallel processing capability utilising a number of user upgradable computing modules.

The functionality and performance of the platform may be increased incrementally by plugging in more compute modules. The user can choose from a comprehensive range of autonomous compute and application-specific modules.

A single platform offers a modular computing performance of up to 320MIPS or 48MFLOPS. A single Sun 12-slot chassis can accommodate up to 8 platforms thereby providing a massive 2.5GIPS or 384MFLOPS of computing power.

Operates under the Sun's standard UNIX operating system, with interfaces to the graphics, windowing, and I/O capabilities of the host.

Each platform is supplied with a full set of device drivers and system management utilities.

A full range of scientific language compilers are available combined with a comprehensive development system for concurrent processing.

The platform can be utilised as a high performance multiple gateway to other microprocessor based systems.

The NT1000 Advanced Computing Platform offers the unrivalled price/performance capabilities of a modular parallel processor operating within the Sun environment.

A comprehensive library of system calls, analysis and configuration tools, and a powerful software development environment combine to produce a total solution for users wishing to develop and/or execute end-user applications requiring hundreds of MIPS while maintaining the user-friendly environment provided by the SunOS¹ UNIX² operating system.

By making the full capabilities of the Sun environment accessible to NT1000 users, including NFS,³ NeWS⁴/X.11, and SunView,⁵ as well as the main UNIX System V/BSD 4.2 services, Niche provides a professional multi-user parallel processing platform.

A comprehensive suite of both industry-standard and user-defined interfaces may be accessed via standard Niche "servers", enabling users to exploit applications which either reside entirely on the NT1000 processor array, or use the parallel processing power purely for accelerating compute - intensive portions of large software suites resident on the Sun. Existing applications can be quickly modified using Niche's software tools to exploit the orders of magnitude increase in speed offered by the ACP.

¹SunOS, ²NFS, ⁴SunView and ⁵NeWS are trademarks of Sun Microsystems Inc.
³UNIX is a trademark of Bell Laboratories.

The NT1000 is a systems motherboard which plugs directly into the Sun/3 VME bus, offering a range of I/O interfaces, plus sites for up to 32 computing modules.

One intelligent high-speed multiport controller, and five low-cost medium-speed ports are made available and together exploit the high performance of the 32-bit VME backplane, and the 20 Mbit/sec serial links offered by the transputer architecture.

An extensive range of plug-in compute modules is available. Each module consists of a high performance 32-bit microprocessor (10MIPS/1.5MFLOPS transputer) combined with up to 16Mbytes of fast local memory.

The transputer networks are software-configurable, enabling the computing resource to function either as a single large multi-processor array, or a multi-tasking array of single processors, or any mix of the two.

Also, the finely-tuned device drivers integrated into the host operating system enable transparent multi-board capability, while edge connectors provide interfaces to a wide range of external equipment, if required.

TRANSTECH DEVICES LTD

NEW TRANSPUTER TRAM MODULES AND MOTHERBOARDS

A new complete range of Transputer Modules and Motherboards has been announced by Transtech Devices. The whole range is compatible with the published "TRAM" standard and includes the following module options.

TRAM Modules	Processor	Memory Upgrade	Memory Bytes	SRAM/ DRAM	Module Size No of slots	Equivalent Inmos Part	Price 1 Off
TTM1-4	T4		32k	S	1	B401-2	505
TTM1-8	T8		32k	S	1	B401-3	705
TTM2-4	T4		128k	S	1		675
TTM2-8	T8		128k	S	1		875
TTM4-4	T4		1M	D	4	B403-2	950
TTM4-8	T8		1M	D	4	B403-3	1150
TTM5-4	T4	4M	1M	D	2		1095
TTM5-8	T8	4M	1M	D	2		1295
TTM6-4	T4		2M	D	2		1375
TTM6-8	T8		2M	D	2	B404-3	1595
TTM8-4	T4		4M	D	2		2250
TTM8-8	T8		4M	D	2		2450
TTM9-4	T4	8M	4M	D	4		2550
TTM9-8	T8	8M	4M	D	4		2750
TTM10-4	T4		8M	D	4		4050
TTM10-8	T8		8M	D	4	B405-3	4250

Prices shown include 1 year's on-site maintenance costs.

All the processors run at 20 MHz, and all T4 modules are upgradable to T800's. Where indicated the modules are upgradable to a larger memory capacity.

There are also 4 motherboard options.

Part No.	Format	No. of Module Slots	Price 1 Off
TMB08	IBM PC	10	750
TMB12	Double Extended Eurocard	16	1050
TMB08D	Double Height IBM PC	20	1250
TSB05-1	IBM PC 20MB Winchester Board	4	995

TRAM MODULE SYSTEMS

Part No.	Description	Price
TDS701-5	Occam TDS + TMB08 + TMM6-8 + TMM1-8	3495
TDS725-1	Occam Toolset + TMB08 + TMM6-8 + TMM1-8	3495
TDS735-1	3L Parallel Fortran + TMB08 + TMM4-8	2495
TDS 745-1	3L Parallel C + TMB08 + TMM4-8	2495

The TMB08 can be functionally equivalent to the Inmos IMSB008 TRAM module motherboard and fits into a standard PC AT/XT slot. However, Transtech have added some extra enhancements which make the board more flexible. The 10 TRAM module sites have their links 1 and 2 hardwired in a pipeline, with the remaining links taken to a C004 link crossbar switch giving the capability to electronically reconfigure the topology of the network. The C004 is normally controlled by a 16 bit T212 transputer resident on the motherboard, which also allows multiple boards to be cascaded and have their network reconfiguration controlled by a single program. An optional extra link adaptor on the board will allow the C004 to be programmed directly from a batch file run on the PC. Transtech have also added an optional EPROM mapped into the PC memory map, which can hold boot code to be run on power up.

The TMB12 is similar in principle to the TMB08 except it has 16 TRAM module sites on a double extended eurocard, with two C004 link crossbar switches controlled by the T212 transputer. The TMB12 is compatible with the Transtech TRANSRACK which provides a power supply and cooling.

The TMB08D is a double height version of the TMB08 with 20 TRAM module sites and two C004 link crossbar switches. The TMB08D is compatible with the Transtech PC TOWER which provides power supply and cooling.

TSB05-1 is a transputer hard disk card with M212 transputer disk processor, a winchester disk and 4 TRAM module sites. This board can be configured to be a host transputer development board, using Transtech's TRAM compatible modules. The board is also supplied with a software package to enable the fast access of the winchester to be used with the TDS and also to be incorporated into application programs.

PHONE NO:- 0494 464303

Inmos Toolset Courses

From September, Inmos are expanding their range of technical courses for users of non-occam languages and the toolset. The two existing courses - one on occam and one on the transputer - are both run in the TDS environment. The three new courses will use the latest release of the Inmos Toolset, allowing delegates to use their own editor and programming environment.

The "Transputer and Non-Occam Languages" course will cover the toolset and the minimum occam needed to allow C, Fortran and Pascal programmers to run their code on transputer networks. The "Occam and the Toolset" course will be an introduction to occam. The "Transputer and the Toolset" will present the system designers' Transputer Toolset and also cover the topics in the existing Transputer course.

The courses all have a high proportion of hands-on and use the latest Inmos software. Each course will take four days and will normally be run in Bristol, although on-site courses can be arranged.

Alan Pinder 15/6/88

SUPERCOMPUTING REVIEW

THE COMPLETE GUIDE TO HIGH PERFORMANCE COMPUTING

Supercomputing Review 2420 University Avenue San Diego California 92104. Tel: 619 293 3377. Fax: 619 296 3713
33/41 Dallington St, London EC1V 0BB. Tel: 01-251 0823. Fax: 01-253 6873

Ranging in price from the tens of millions to the tens of thousands there are now at least 50 models of supercomputers and mini-supercomputers. Making an informed decision has never been more difficult. High performance computing is expanding and changing more rapidly than any other sector in the computer industry. Articles on supercomputing in computer magazines are relatively infrequent and tend to lack depth. The business press offers headlines and personalities, but does not supply the necessary detail.

There is now a real solution.

Supercomputing Review is the first authoritative, comprehensive, up-to-date guide to every aspect of high performance computing:

HARDWARE: No responsible publication can tell readers what they should or should not buy to meet their specific individual needs.

Supercomputing Review provides the reference data that makes it easier to make the right decision.

We describe in detail the technical characteristics, performance claims, and other key features of all models of supercomputers, mini-supercomputers, mainframes used for high performance computing, array processors, and parallel processors intended for supercomputing.

We specify prices and give detailed background on each manufacturer.

Peripheral equipment can affect overall system performance as much as the choice of central processors. We provide comprehensive detail on support minicomputers, workstations, I/O devices, communications equipment, disk drives and other storage devices, printers, and the like.

SOFTWARE is at least equally important. The diversity of uses and the number of application programs offered in the market are growing even more dramatically than the availability of hardware.

Thirteen chapters in **Supercomputing Review** are devoted to software. We will examine the computational needs of each scientific and technical speciality, to enable readers to determine the best way to meet their needs.

Applications discussed in detail include animation and graphics, CAD/CAM, chemistry and biology, defense, energy, finite element analysis, other engineering applications, finance and

economics, geology and geophysics, mathematics and statistics, oceanography and atmospheric sciences, and telecommunications. Special chapters describe operating systems and other general purpose software and explore astronomy, materials science, theoretical physics, and other frontiers of science.

Supercomputing Review is authoritative and independent. Among the leading authorities contributing are:

- △ Dr. Larry Smarr, Director of the National Center for Supercomputing Research and Development,
 - △ Dr. James F. Decker, Acting Director of Energy Research and Development in the Department of Energy.
 - △ Gordon Bell, V.P. Ardent Computers Inc,
 - △ Jan van Kats, University Utrecht,
 - △ F. Ron Bailey Chief, NAS Systems Division, NASA
- The editor is Norris Parker Smith, co-author of the recently published **The Supercomputer Era**.

Supercomputing Review gives you the opportunity to make an informed decision about all the hardware, software, and peripherals available and the companies supplying them. It will be an important supplement to your own knowledge and experience.

CALL TOLL FREE 800 443 0100 ext 241

Supercomputing Review
8445 Camino Sante Fe
San Diego
CA 92121
Tel: 619 452 4242
Fax: 619 452 4224

POSTECH PARALLEL PROCESSOR PROJECT

POSTDOCTORAL POSITIONS IN TRANSPUTER RESEARCH

Applicants are invited for postdoctoral positions to work on a large scale Transputer research project. According to the qualification, visiting and tenure-track faculty positions can be considered. The starting time of each position is negotiable. Visitors at graduate student level are also invited.

The project aims to implement large scale transputer based parallel computer and to develop related system software, scientific and industrial applications. A prototype machine with 256 or more T800 Transputers will be built during 1989. We are currently running B004, B003 based Transputer Development Systems (TDS), and a Transputer array including 64 T800's will be available during the third quarter of this year.

Possible research areas are

1. Development of hardware and system software for dynamically allocating Transputer resources.
2. Applications in the area of physics, chemistry, finite element method, neural network and artificial intelligence, robotics, industrial applications including image processing and real-time control, etc.

Pohang Institute of Science and Technology (POSTECH) is a newly established research-oriented university in Korea. POSTECH has 9 departments and accepts only first-rate undergraduate and graduate students. In addition, Korea's first particle accelerator, a 2 GeV synchrotron radiation source, will be constructed on the campus beginning this year. POSTECH's Computer Center operates 2 VAX 8800's and an IBM 4381. We also have a VAX 8200(UNIX), a Gould image processor, many SUN, Apollo, Symbolics workstations, and PC's for education and research use. Access to Cray-2 outside the campus will be possible.

Applications should be sent to

Prof. S. Y. Bang, Department of Computer Science, POSTECH, P.O.Box 125, Pohang 790-600, Korea. e-mail: sybang%postech.postech.ac.kr@relay.cs.net

or

Dr. Jong-Hoon Oh, Department of Physics, University of Edinburgh, The King's Buildings, Edinburgh EH9 3JZ, United Kingdom. e-mail: jhoh@uk.ac.ed.phyvax.

BIBLIOGRAPHY UPDATE

Papers authored by INMOS staff

Clive M. Dyson and Alan H. Gray "Mixed-mode simulation on transputers" International Workshop on Hardware Accelerators (Oxford, 30 September - 2 October 1987) F4/1-9

Chris Followell "Staying afloat with the transputer" PC User 67,100-102, 1-14 December 1987

Roger Shepherd and David May "The Transputer and occam" Parallel Processing for Displays. BCS Conference Documentation Displays Group (London, 20 May 1987)

Papers authored outside INMOS

K. Adamson et al "A concurrent implementation of a 128 channel filterback model of the cochlea using transputers" IASTED International Symposium on Applied Control, Filtering and Signal Processing (Geneva, June 1987)

K. Adamson et al "Investigation of the application of concurrency to a digital simulation of the human basilar membrane" European Conference on Speech Technology (Edinburgh, September 1987)

C.R. Askew et al "Monte Carlo simulation on transputer arrays" Parallel Computing 6(2), 247-258, March 1988

W. Bibel et al "Parallel inference machines" ESPRIT Summer School on Future Parallel Computers 185-226, 1987

Tord Braband "Cheap supercomputer power using parallel processing" Elektro (Norway) 5, 26-28, 1987 (In Norwegian)

R.G. Bramley and D.J. Creasey "A real-time image compressor using a modular signal processing system employing occam and the transputer" Microprocessing and Microprogramming 21(1-5), 49-56, 1987

Ugo De Carlini and Umberto Villano "A simple Algorithm for Clock synchronization in Transputer Networks" Software - Practice and Experience 18(4), 331-347, 1988

G. F. Carpenter et al "The design and simulation of software Fault Tolerant mechanisms for Application in Distributed Processing Systems" Microprocessing and Microprogramming 22, 175-185, 1988

H. Miles Chesney "The computing surface as a high performance graphics computing server" Parallel Processing for Displays. BCS Conference (London, 20 May 1987)

M. Cole "Recursive splitting as a general purpose skeleton for parallel computation" 2nd International Conference of Supercomputing (Santa Clara, CA, May 1987)

Heinz Ebert "Occamierung auf Transputern" Computer Technik 1, 138-147, 1988 (In German)

D.J. Evans and G.M. Megson "LISA: a parallel processing architecture" Conpar 86 Lecture Notes in Computer Science 237, 361-375 Springer Verlag 1986

G. Gonclaves et al "A network of transputers to emulate a parallel symbolic processor" Microprocessing and Microprogramming 23, 149-152, 1988

W. Hahn "Event flow computation as key to fast digital design simulation" Microprocessing and Microprogramming 18(1-5), 27-38, 1986

G. W. Irwin and E. Rogers "Novel algorithms and architectures for Kalman filtering" IEE Colloquium, Digest no.20/87

P. Kropf "Experiences in transputing - applications in parallel processing using occam" Eurocomp 87 (Hamburg)

Pierre Lebee et al "A New Machine Architecture for Distributed Operating Systems" Microprocessing and Microprogramming 22, 187-203, 1988

V. Martorana et al "Molecular dynamics simulation of Lennard-Jones systems: parallel implementations on transputer arrays" Proc. International Workshop on Parallel Programming on Transputer based Machines (Grenoble, November 1987)

F. Meyer-Lindenberg "FIFTH on the transputer" Microprocessing and Microprogramming 19(5), 367-373, December 1987

D. Miles et al "Specification and performance analysis of six benchmark programs for the FPS T series" Proceedings of the 1987 Array Conference (Montreal, 26-29 April 1987) 113-128

P. Milligan et al "Network Topology: a critical factor in the implementation of algorithms intended for efficient execution on a transputer network" Microprocessing and Microprogramming 23, 253-258, 1988

Howard Oakley "Monoputer" Personal Computer World 10(11), 114-117, November 1987

Howard Oakley "Monoputer" Australian Personal Computer 111-120, November 1987

Ian Page "The disputer: a dual paradigm parallel processor for graphics and vision" Parallel Processing for Displays, BCS Conference Documentation Displays Group (London, 20 May 1987)

John Poplett and Rob Kerver "The DSI transputer development system" Byte 13(2), 249-254, February 1988

C. Remy "Supercomputers: the ways of the future, II Parallel Processing" Micro-Systems 78, 164-171, September 1987 (In French)

J.A. Sharp "Introduction to distributed and parallel processing" Blackwell: Oxford 1987 ISBN: 0-632-01462-8

Jochen Thelen "Transputer als grafikcontroller" VMEbus 1, 62-64, March 1987 (In German)

P. H. Welch "An occam approach to transputer engineering" Proceedings: 3rd Conference on Hypercube Concurrent Computers and Applications (Pasadena, CA, 19-20 January) 1988

Greg Wilson "Computing in parallel" New Scientist 1599, 54-58, 11 February 1988

H. Zedan "Achieving atomicity in occam" Microprocessing and Microprogramming 23(261-266). 1988

"The INMOS transputer and occam" Elektor Electronics 13(150), 50-51, November 1987

NEW MEMBERS

List of members who have joined or changed address in the six months up to 10 June 1988.

Peter W Aitchison, Dept of Applied math, The University of Manitoba, Winnipeg, Manitoba, R3T 2N2 Canada.

Adrian Abbs, Apricot Computers PLC, R & D, Edgbaston, Birmingham.

Steve Adams, Electrical Eng. Dept., South Bank Polytechnic, Borough Road, London, SE1 0AA. Mr M Ainsworth, Gemini Computer Systems Ltd, Unit 4, Springfield Road, Chesham, Bucks, HP5 1PW.

Fred A Akl, Associate Professor, Ohio University, Dept of Civil Engineering, Stocker Center, Athens, Ohio 45701-2979 USA.

Robert V Allegretti, Wandel & Goltermann, 1030 Swabia Ct, RTP, NC 27709, USA.

Robert Allen, Quantic Labs Inc, 200-281 McDermot Ave, Winnipeg, Manitoba, Canada, R3B 0S9.

James Allwright, Department of Electronics & Computer Science, The University, Highfield, Southampton, SO9 5NH.

Felipe Afonso de Almeida, Computing Laboratory, The University, Canterbury, Kent, CT2 7NF.

R M Alt, Universite de Caen, Lab. Informatique UFR Sciences, Universite de Caen, 14032 Caen Cedex, France.

Manuel Rodriguez Alvarez, Departamento de Electronica y Sis, Facultad de Ciencias, Universidad de Granada, Av. Fuentenueva s/n, 18071 Granada, Spain.

John-Thones Amenyo, Graduate Research Assistant, Center for Telecomm. Research, Columbia University, 1220 S W Mudd, N.Y. 10027, USA.

S A Amin, Loughborough University, Computer Studies Dept, Loughborough, Leics, LE11 3TU.

A Amroun, Dept of Elect Eng, Queens Buildings, University Walk, Bristol, BS8 1TR.

A J Anderson, Electrical Engineering Department, Paisley College of Technology, Paisley,

Scotland.

- D Andonov, Warwick University, Engineering Department, Coventry, CV4 7AL.
Lars Annell, AB Gosta Backstrom, Box 12009, 102 21 Stockholm, Sweden.
H R Arabnia, Computer Science Department, 415 GSRC, University of Georgia, Athens, Georgia 30602, USA.
Dr Richard Artym, University College of Swansea, Dept of Elec & Electronic Eng, Swansea, SA2 8PP.
John Charles Ash, Marconi Underwater Systems Ltd, Elettra Avenue, Waterlooville, Hampshire, PO7 7XS.
S M Ashcroft, Kings College, Department of Computing, Strand, London, WC2R 2LS.
Mr R P Aspinwall, 1 Rosstulla Drive, Jordanstown, Newtonabbey, Co Antrim, BT37 0QJ.
Prof D P Atherton, University of Sussex, School of Engineering & App Sci, Falmer, Brighton, E Sussex.
S E Audish, University of Liverpool, Dept of Statistics & Computation, Liverpool, L69 3BX.
Anton Bader, MicroNet, Postfach 1205, 6458 Rodenbach, West Germany.
Dorothea Baertschi, Reichenbachstr. 67, 3004 Bern, Switzerland.
Nigel Bailey, Logica CES Limited, Betjeman House, 104 Hills Road, Cambridge, CB2 1LQ.
Henry W Bailey jr., P O Box 32488, Tucson Az, 85751, USA.
Chris Baker, Tadpole Technology plc, Titan House, Castle Park, Cambridge, CB3 0AY.
J G Barnes, Executive Engineer, BTRL, RT 6114, Martelsham Heath, Ipswich, Suffolk IP5 7RE.
David Barr, Meiko Limited, Southgate, Whitefriars, Lewins Mead, Bristol, BS1 2NT.
D J Barrett, Ministry of Defence, Royal Signals & Radar Est, St Andrews Road, Malvern, Worcs, WR14 3PS.
Donald L Bartusek, Navel Surface Warfare Centre, Code 642, Rm 4-122, New Hampshire Ave, Silver Spring, Md 20903-5000 USA.
Mr Bealy, Opticon Computer Technology, 417 Knights Manor Way, Dartford, Kent, DA5 5SJ.
G D Beare, CAP Industry Limited, Trafalgar House, Richfield Avenue, Reading, Berks, RG1 8QA.
Gerd Beckmann, Room 9309, Rensselaer Polytechnic Inst., Troy, N.Y. 12180, USA.
T M Bell, 59 Madeira Park, Tunbridge Wells, Kent, TN2 5SX.
Michael Bengtson, Engineer, R R Donnelley & Sons, 750 Warrentville Road, Lisk II, 60532, USA.
Ronald R Benton, Principal Computer Appl Engineer, MN50-4900, 5901 South County Road 18, Edina, MN, 55436 USA.
P Berger, Enseieht - LSI, Department Informatique, 2 rue Camichel, 31071 Toulouse Cedex, France.
Donna Bergmark, Cornell Natl. Supercomputer Facy, Central Avenue & Campus Road, Ithaca, NY 14853-8301, NY, U.S.A..
Massimo Bernardini, Technician, Dip. Ing. Aerospaziale, Via Diotisalvi 2, Pisa, Italy.
M E Berry, student, Hiatt Baker Hall, Parry's Lane, Stoke Bishop, Bristol, BS9 1AD.
Dr H E Bez, Loughborough University, Department of Computer Studies, University of Technology, LE11 3TU.
Jean Bezivin, Universite de Bretagne Occidenta, Dept de Mathematiques et Informa, 6 Avenue Victor Le Gorgeu, 29287 Brest Cedex, France.
Mr Bhuaia, Eidolon, South Bank Technology Park, 90 London Road, London, SE1 6LN.
Professor K J Binns, University of Liverpool, P O Box 147, Brownlow Hill, Liverpool, L69 3BX.

Simon Birchall, Northwest Micro-Design, P O Box 34, Rochdale, Lancs, OL11 3AJ.
 Rainer Bischoff, Prinz-Handjery-Str. 32a, D-1000 Berlin 37, West Germany.
 Michael Biscoe-Taylor, Throughput Computing, Broom Cottage, Esher Close, Esher, Surrey,
 KT10 9LL.

Roger Black, Univ of Iowa, 4400 EB, Iowa City, IA 52242, USA.
 Robert Di Blasi, C.S.E., A-5020 Salzburg, Vogelweiderstrasse 27, Germany.
 Bernhard Bloechl, Rupperst. 8, 8000 Munich 2, W-Germany.
 J C Blood, Ferranti Instrumentation Ltd, St Marys Road, Moston, Manchester, M10 0BE.
 Morten L Boarnar, Seatex A/S, Brysetvn. 168, P O B 1961, Moholtan, N-7053 Trondheim,
 Norway.

Jacques Boillat, Institut fur Angewandte, Habematin Und Informatik, Lunggasstrasse 71,
 CH-3012 Bern, Switzerland.

Liudmil Borisov, Computing Department, North Staffs Polytechnic, Black Heath Lane,
 Stafford, ST18 0AD.

Rainer Bott, Rohde & Schwarz, Muhldorfstr.15, D-8000 Munchen 80, Germany.
 Mr Boucourt, VMES, Domaine du Roulet, St Christol les Ales, 30380, France.
 Mr R A Bourdon, Gems of Cambridge, UNIT J1, 347 Cherry Hinton Road, Cambridge,
 CB1 4DH.

Keith Bowden, Computer Centre, N E London Polytechnic, Longbridge Road, Dagenham,
 Essex, RM8 2AS.

Steve Bowran, CAP Scientific Ltd, 40-44 Coombe Road, New Malden, Surrey, KT3 4QF.
 W van Den Broek, PTT Dr Neher Laboratories, Postbus 421, Leidschendam 2260 AK,
 The Netherlands.

Martin Broom, Computing Laboratory, University of Kent, Canterbury, Kent, CT2 7NF.
 E D Browne, University of Adelaide, Dept of Mechanical Engineering, GPO Box 498,
 Adelaide SA 5001, Australia.

F Bruggeman, Delft University of Technology, Faculty of Elec Eng, P O Box 5031 2600 GA
 Delft, The Netherlands.

Mr M N Buckwell, 15 Palace Road, East Molesey, Surrey, KT8 9DJ.
 D M Bull, Middlesex Polytechnic, Bounds Green Road, London, N11 2NQ.
 Janet Bunn, Ministry of Defence, Royal Signals & Radar Est, St Andrews Road, Malvern,
 Worcs, WR14 3PS.

B Butler, Engineer, Landis & GYR ZUG AG, Z6-4675, Gubelstrasse, CH-6300 Zug,
 Switzerland.

J H Butler, Computer Science Dept, Edinburgh University, Kings Buildings, Edinburgh,
 EH9 3JZ.

D S Bye, INMOS Corp, 14643 Dallas Parkway, 730 Dallas, TX 75234, USA.

Enrico Cadorin, Dipartimento di Elettronica, Politecnico di Milano, Per le Telecomunicazioni
 Spaziali, Piazza Leonardo da Vinci 32, 20133 Milano, Italy.

Dr W J Caelli, Eracom PTY Ltd, 21 Castle Hill Drive, Nerang. Old 4211, Australia.
 Mike Cahill, Transtech Devices Ltd, Unit 3, St Johns Estate, Penn, Bucks, HP10 8HR.
 B Cantwell, Dept RT5111, British Telecom Research, Laboratories, Martlesham Heath,
 Ipswich, IP5 7RE.

Trevor Carden, Thorn EMI CRL, Dawley Road, Hayes, Middlesex, UB3 1HH.
 Curt Carlson, Link Flight Simulation Corp, M15-580, 1077 E Argues Ave, Sunnyvale,
 CA 94088-3484, USA.

Francoise Carre, Laboratoires de Marcoussis, Route de Nozay, 91460 Marcoussis, France.
 P J Casemore, Software Systems Dept, MEL, Manor Royal, Crawley, West Sussex, RH10
 2PZ.

Jack Cawkwell, Plot 9, Hollies Hill, Nailsworth (Nr Stroud), Glos GL6 7AW.

Alan Chalmers, Dept of Comp Science, University of Natal, P O Box 375, Pietermaritzburg 3200, South Africa.

Simon Chambers, Liverpool Transputer Initiative, Dept Elec Eng & Electronics, P O Box 147, Liverpool University, Liverpool, L69 3BX.

K W Chan, Graduate Student, Dept of Computer Studies, University of Hong Kong, Pokfulam Road, Hong Kong.

W G Chen, Computer System and Apps Lab, Computer Centre, Xian Jiaotong University, Xian Shaanxi Province, The Peoples Republic of China.

S Chikohora, Loughborough University of Techn, Computer Studies Department, Loughborough, Leicestershire, LE11 3TU.

Fleming Christensen, Gemini Computer Systems Ltd, Springfield Road, Chesham, Bucks, HP5 1PW.

J R Christie, RGIT-MSCS, St Andrews Street, Aberdeen, AB1 1HG, Scotland.

M C K Chu, Gems of Cambridge, UNIT J1, 347 Cherry Hinton Road, Cambridge, CB1 4DH.

Dr Ping Chung, Caplin Cybernetics Corp, Poplar Business Park, 10 Preston Road, Isle of Dogs, London, E14.

Ian Clague, Provincial Management Services Ltd, Stramongate, Kendal, Cumbria, LA9 4BE.

Dr George Cleland, Assistant Director, Laboratory for Foundations of Computation, Dept of Computer Science, University of Edinburgh, Edinburgh, EH9 3JZ.

J Q Clezy, Defence Research Centre, Building 37 TSAS, 6 P O Box 2151, Adelaide 5001, Australia.

Jarvis Close, Embedded System Products, Southwinds, Jarvis Close, Eversley, Hampshire, RG27 0ND.

Jean-Jacques Codani, Gipsi/Inria, Domaine de Voluceau, Rocquencourt, Le Chesnay 78153, France.

Paul Coddington, Physics Department, The University, Southampton, SO9 5NH.

Fred Conte, Frederick Eng. Inc, 10200 Old Columbia Rd, Columbia, MD 21046, USA.

S J Cooke, Y20 Bldg, RAE, Farnborough, GU14 6TD.

P I Corke, CIS Dept, University of Pennsylvania, 200 South 33rd Street, Philadelphia, PA 19104, USA.

Barry Corlet, 7 Greenvale, Farnsfield, Newark, Notts, NG22 8DL.

P H Corr, Computer Science Department, Sir David Bates Building, Queens University of Belfast, Belfast, BT7 1NN.

N A Cropper, MEL (Philips), Manor Royal, Crawley, West Sussex, BH10 2PZ.

David Crowe, Mathematics Faculty, The Open University, Walton Hall, Milton Keynes, MK7 6AA.

Mr J T Cumming, National Engineering Laboratory, East Kilbride, B75 0QU.

Gerrard Curran, Curran & Hodge, Willows, Horsham Road, Wallis Wood, Dorking, Surrey, RH5 5RL.

A R Curtis, Computing Laboratory, The University, Canterbury, Kent, CT2 7NZ.

K M Curtis, University of Nottingham, Dept Elec Eng, University Park, Nottingham, NG7 2RD.

T S Cusack, British Aerospace Dynamics, Y2 Block, Manor Road, Hatfield, Herts.

Michael Dalton, Department of Photogrammetry, University College London, Gower Street, London, WC1E 6BT.

Dr Stephen Daniels, Physical Chemistry Lab, South Parks Road, Oxford, OX1 3QZ.

Dr P K Das, Dept of Computer Science, Queens University of Belfast, Belfast, BT7 1NN.

Prof A.C.Davies, British Aerospace PLC, PB 231, P O Box 19, Six Hills Way, Stevenage, Herts, SG1 2DA.

James L Davis, Programmer/Analyst, Social Security Administration, 5450 Ring Dove Lane, Columbia, Maryland 21044, USA.

F Deravi, Image Processing Group, Dept Electrical Engineering, University of Wales, Swansea, SA2 8PP.

J A Derbyshire, Bryn, Crow Lane, Great Bourton, Near Banbury, Oxon.

Dr R C E Devenish, University of Oxford, Department of Nuclear Physics, Nuclear Physics Laboratory, Keble Road, Oxford, OX1 3RH.

Mr G Devey, Software Engineer, Dept E.E.S. Eng., Coventry Polytechnic, Priory St, Coventry, CV1 5FB.

John Deykin, GEC Marconi Research Centre, Great Baddow, Chelmsford, Essex, CM2 8HN.

Raul Z Diaz, Microelectronics Technology Co, 1072 E Meadow Circle, Palo Alto, CA 94303, USA.

R W Dobinson, CERN, 1211 Geneva 23, Switzerland.

Bernard Donguy, EPSHOM, 13 Rue du Chatellier, BP 426, 29275 Brest Cedex, France.

R Downhill, McDermott Eng London, 140 Wembley Park Drive, Wembley Park, Middlesex, HA9 8JD.

Steven J Doyle, National Engineering Lab, Automation Division, East Kilbride, Glasgow, G75 0QU.

George Driggers, 520 Geary 206, San Francisco, California, 941 02, USA.

Martin W Dubetz, Dept of Elect & Comp Eng, University of Iowa, Iowa City, Iowa 52242, USA.

C M Dunford, National Transputer Centre, 196-198 West Street, Sheffield, S1 4ET.

T A Eagling, Senior Design Engineer, Avonicom Systems Limited, Transom House, Victoria Street, Bristol, BS1 6AH.

Karlheinz Eberhardt, Klingingerstr. 34, 8000 Muenchen 70, Munich, Germany.

Peter J H Van Eetvelde, State University of Ghent, Grote Steenweg Noord 2, B-9710, Ghent-Zwynaarde, Belgium.

M El-Giar, University of Kent, Faculty of Information and Technology, Math Institute, Canterbury, CT2 7NF, Kent.

Graham K Ellis, Senior Research Associate, Institute for Computational Mechanics in Propulsion, Nasa Lewis Research Center, 21000 Brookpark Rd, MS 23-3 Cleveland OH 44135, USA.

R K England, National Transputer Centre, 169-198 West Street, Sheffield, S1 4ET.

Mehmet Rasit Eskicioglu, King Saud University, College of Computer and Information, P O Box 51178, Riyadh 11543, Saudi Arabia.

R P Esser, Project Leader Informatics, Landis & GYR ZUG AG, Z6-4001, Gubelstrasse, 6300 ZUG, Switzerland.

Patrick Evans, Niche Technology Ltd, Ropemaker Court, 11-12 Lower Park Row, Bristol, BS1 5BN.

M E Everett, British Aerospace PLC, MMW Radar Group (W7E), Military Aircraft Division, Warton Aerodrome, Preston, PR4 1AX.

A J Farnsworth, Birmingham University, Centre for Computing & Computer Science, P O Box 363, Birmingham, B15 2TT.

Keith M Farrington, CAP (Industry) Ltd, Orion Court, Kenavon Drive, Reading, Berks, RG1 3DQ.

D.Q.M.Fay, Computer Science Department, Queens University of Belfast, Belfast, Northern Ireland, BT7 1NN.

Alexander Feldmann, Ruddlestr. 72, A-4040 Linzidanube, Austria.

David Fergie, GEC Avionics, Airport Works, Rochester, Kent, ME1 2XX.
A Fernandez, E.T.S.I. Telecomunicacion, Ciudad Universitaria, 28040 Madrid, Spain.
Ms J Fielder, Loughborough University, Dept of Computer Studies, University of Technology,
Loughborough, Leics, LE11 3TU.
Paul Fielding, Dev Eng, GEC Avionics Ltd, Airport Works, Rochester, Kent, ME12 2XX.
Figueira, IRISA-INRIA RENNES, Campus de Beaulieu, Av. Du. Leclerc, F-35042 Renne
Cedex, France.
D Fincham, Computer Centre, University of Keele, Keele, Staffs, ST5 5BG.
Neil Flint, 63 York Street, Bedford, MK40 3RL.
D J Folwell, Cranfield Inst of Technology, Microprocessor Application Group, Cranfield,
Beds, MK43 0AL.
Ing L Fortuna, Istituto di Elettrotecnica, ed Elettronica, Universita di Catania, Viale Andrea
Doria 6, Catania, Italy.
Dr T L Freeman, Dept of Mathematics, University of Manchester, M13 9PL.
Stefan Friedli, Neueneggstrasse 39, 3172 Niederwangen, Switzerland.
H Gai, UMIST, Dias, P O Box 88, Manchester, M60 1QD.
Dr M.S.Gate, British Aerospace PLC, Air Weapons Division, Hatfield, Herts, AL10 9LL.
I A Gehlhaar, Institut fur Anwendungsnahe, Technologieentwicklung, Rissener Strasse 102,
2000 Wedel/Holstein, Germany.
Michael Gehret, Useware, Silcherstr. 15, D-8944 Groenenbach, West Germany.
Balbir Gill, Brighton Polytechnic, 8 Hangleton Road, Portslade, Sussex, BN3 7GE.
Seth Glattstein, Microway Inc, Bldg 20, Cordage Park, Plymouth, Mass 02350, USA.
Ian Glendinning, Research Fellow, Southampton University, Physics Dept, Southampton SO9
5NH
A Goddard, Centre for Information Studies, City University, Northampton Square, London,
EC1V 0HB.
E L Goh, Computer Lab, Cambridge University, Computer Laboratory, (Rainbow Group),
Pembroke Street New Museums Site, Cambridge, CB2 3QG.
B W J Gooding, BG Software Design Ltd, Holly Cottage, Ashford Hill, Newbury, Berks,
RG15 8BG.
Ian Gorton, Sheffield City Polytechnic, Department of Computer Studies, Pond Street,
Sheffield, S1 1WB.
L Gould, Durham University, School of Engineering and Applied Science Laboratories, South
Road, Durham, DH1 3LE.
Michael F Graham, Logicon Inc, 255 West Fifth St, San Pedro, CA 90733, USA.
Jonathan Gray, Sheffield City Polytechnic, Dept of Comp Studies, Pond Street, Sheffield,
S1 1WB.
Andrej Grebenc, IDC, Smerdujeva 14, 61210 Ljubljana, Yugoslavia.
Mr S A Green, Bristol University, Dept of Computer Science, Queens Buildings, University
Walk, Bristol, BS8 1TR.
Dr Ian A Gregory, Electrical Engineering Dept, UMIST, P O Box 88, Manchester, M60
1QD.
D J Griffiths, Ferranti Defence Systems, Radar Assistants Dept, Crew Toll Ferry Road,
Edinburgh, EH5 2XS.
Mr C Grimsdale, 3 Claremont Road, Bishopston, Bristol, BS7 8DL.
Dr Georges Grinstein, Director - Graphics Research Lab, University of Lowell, 1 University
Avenue, Lowell, Massachusetts, 01854 USA.
David Gristwood, 37 Milverton Avenue, Sunderland, Tyne and Wear, SR2 7TS.
D O Groot, P Struycken, Artist, S.U.D Oyeweg 29, Deltgaww, 2645 NB, Netherlands.

Sigmund Gudvangen, The Merz Laboratories, Department of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RV.

H Guiot, Inria BT 24, BP 105, 78153 Le Chesnay Cedex, France.

Geoffrey M Guislwite, HRB-Singer Inc, Science Park Road, State College, PG 16804, MS 206, USA.

C Guizard, VMES, Domaine du Rouret, St Christol Les Ales 30380, France.

John Hall, GEC Avionics Limited, SARL, Airport Works, Rochester, Kent, ME1 2XX.

James O Hamblen, Georgia Tech, School of E E, Atlanta GA 30332, USA.

Dr I Haneef, University of Leeds, Dept Biophysics, Leeds, LS2 9JT.

Lorraine Hanlon, Physics Department, University College, Belfield, Stillorgan Road, Dublin 4.

H Haringa, Master in Physics, BSO/Rotterdam AT bv, Admiraliteitskade 60, Postbus 42611, 3006 DC Rotterdam, The Netherlands.

N Harris, SGIHE, Dept of Electronic Engineering, Western Ave, Cardiff, CF5 2YB.

Matthew Hatch, Niche Technology, Ropemaker Court, 11-12 Lower Park Row, Bristol, BS1 5BN.

Professor L Hatton, Managing Director, Programming Research Ltd, 11 Carlton Road, New Malden, Surrey, KT3 3AJ.

I H Haukavaara, Telecommunications/Transmission Systems, P.O BOX 33, SF-02601 Espoo, Finland.

John Haywood, Access Electronic Components, Jubilee House, Jubilee Road, Letchworth, Herts, SG6 1QH.

S J Hellings, INMOS Ltd, 1000 Aztec West, Almondsbury, Bristol, BS12 4SQ.

H A M Hendrixx, Oce Nederland B.V., R & D Lck 3670, Postbus 101, 5900 MA Venlo, The Netherlands.

Mr H Hidouci, Queens Building, Room 0.38A, Electrical Dept, University Walk, University of Bristol, BS8 1TR.

C Higginson, Lecturer, M.E.D.C., 8/14 Storie Street, Paisley, PA1 2BX.

J C Hinton, University of Reading, Department of Engineering, Whiteknights, P O Box 225, Reading, Berks, RG6 2AY.

Steve Hitchcock, Microprocessors and Microsystems, P O Box 63, Guildford, Surrey, GU2 5BH.

F W Hobbs, British Aerospace PLC, FPC 016, P.O. Box 5, Bristol, BS12 7QW.

M V Hobden, Ministry of Defence, RSRE, St Andrews Road, Malvern, Worcs, WR14 3PS.

Dr R M Hodgson, Department of Production Technology, Massey University, Palmerston North, New Zealand.

N J Hoggard, Software Engineer, Systems Designers, Nybyggsvagen 19C, S-73500 Surahammar, Sweden.

Dr D J Holding, E & E Eng & Applied Physics, Aston University, Aston Triangle, Birmingham, B4 7ET.

Dr G T J Hooper, Marconi Software Systems Ltd, Elstree Way, Borehamwood, Herts, WD6 1RX.

Dr T R Hopkins, University of Kent, Computing Laboratory, Canterbury, Kent, CT2 7NZ.

Abbas Hosseinzaman, Trent Polytechnic, Room 308, Department of Computing, Trent Polytechnic, Nottingham.

Dan Hossu, Syncotec, Herborner str 25, D-6334 Asslar, W Germany.

P Houlier, CCETT, Rue du Clos Courtel, Cesson Sevique 35512 BP59, France.

S M Huang, UMIST, Dias Umist, P O Box 88, Manchester, M60 1QD.

G D Hughes, Lancaster University, Physics Department, Lancaster, Lancashire, LA1 4YB.

R C Humes, Wandel Gottermann, Inc, 1030 Swabia Ct, Research Triangle Park, North Carolina, 27709, USA.

Simon Hung, Principal Engineer, Crosfield Electronics Limited, Press Controls System Division, Hemtech Building, Maxted Road, Hemel Hempstead, Herts HP2 7DX.

Paul E Hunter, Naval Research Laboratory, Code 5305, Washington, DC 20375-5000, USA.

Mr S Hurley, University College Cardiff, Dept of Computing Mathematics, Mathematics Institute, Senghennydd Road, Cardiff, CF2 4AG.

Roland Hutter, Breithaupstr. 1, 7528 Karlsdorf-Neuthard 1, W Germany.

Prof Daniel C Hyde, Dept of Computer Science, Bucknell University, Lewisburg, PA 17837, U.S.A..

Masahiro Ichikawa, Graphics Communication Technology, Column M.A. 7-1-5, Minami-Aoyama, Minato-ku 107, Japan.

Dr M Illiev, Bulgarian Academy of Sciences, Centex of Informatics and Computer Technology, Acad Bonchev stz., CL 8, 1113 Sofia, Bulgaria.

Mauri Inha, Tampere University of Technology, Tieteenkatu 21, SF-33720, Tampere, P O Box 527, SF-33101 Tampere, Finland.

Mr P D S Irwin, Research Engineer, Research Group, Short Brothers PLC, Montgomery Road, Belfast, BT6 9HN, Northern Ireland.

Dr J G Issa, Imperial College, Mechanical Engineering Dept, London, SW7 2BX.

M Issa, Coventry Polytechnic, 174 Widdrington Road, Radford, Coventry, CV1 4DY.

A J Jackson, National Transputer Support Center, Sheffield Science Park, Arundel Street, Sheffield, S1 2NT.

Tim J Jackson, Plymouth Polytechnic, Dept Elec and Electronic Eng, Drake Circus, Plymouth, PL4 8AA.

J W M Jacobs, OCE Nederland BV, St Urbanusweg 43 R & D, 3G 70, Venlo, 5900 MA, Netherlands.

T W Janes, Royal Signals & Radar Est, St Andrews Road, Malvern, Worcs, WR14 3PS.

Christopher Jobson, Research Engineer, Information Systems Dept, Thorn EMI Central Research Laboratories, Dawley Road, Hayes, Middlesex, UB3 1HH.

Dr Med Ulrich Jobst, Arzt fur Neurologie, Oberarzt der Ostertal Klinik, Neurologische Rehabilitationsklinik, mit klinischer Neurophysiologie, 6690 St Wendel, AM Bosenberg, Germany.

Joanne Johnson, Access Electronic Components Ltd, Jubilee House, Jubilee Road, Letchworth, Herts, SG6 1QH.

R A Johnson, Frederick Engineering Inc, 10200 Old Columbia Rd, Columbia, MD 21046, USA.

J P Joli, C N E S, 18 Au Ed Belui, 31055 Toulouse Cedex, France.

Clive Jones, Kylesmore, Nether End, Gloucestershire, GL15 6NL.

Dr G J R Jones, Aston University, CAD Laboratories, Aston Triangle, Birmingham, B4 7ET.

Peter Jones, Dept of Computer Science, University of Manchester, Oxford Road, Manchester, M13 9PL.

Torbjorn Jungeby, Bofors Nobel Industries, AB Bofors, S-691 80 Bofors, Sweden.

Christer Juren, Institute of Space Physics, Box 812, S-98128, Kikuma, Sweden.

Harayoshi Kakitani, Fuji Xerox Co. Ltd, 1275 Iwatsuki, Saitama 339, Japan.

Dr Unsal Kalaycioglu, Kfupm Box 1770, Dhahran 31261, S Arabia.

Yasumasa Kanada, Computer Centre, University of Tokyo, Bunkyo-ku, Yayoi 2-11-16, Tokyo 113, Japan.

Teodor Kantcheff, Room 215, Centre of Informatics and Computer Technology, Block 25 - A
Georgi Bonchev, 1113, Sofia, Bulgaria.

Dr. Todor Kantchev, Dept of Computer Science, The University of Manchester, Oxford Road,
Manchester, M13 9PL.

M Kapalka, 34 Hollands Avenue, Folkestone, Kent.

Mr A Kay, Programming Research Group, Computing Laboratory, 8-11 Keble Road, Oxford,
OX1 3QD.

Yvon Kermarrec, ENSTBr, Dept Info, BP 832, 29285 Brest Cedex, France.

S Kerr, GEC Avionics, 26-28 Hyde-way, Welwyn Garden City, Herts, AL7 3BD.

Dr J M Kerridge, Department of Computer Studies, The University, Sheffield, S10.

S A Khaddaj, Queen Mary College, Department of Computer Science, Mile End Road,
London, E1 4NS.

P A Kilduff, Brighton Polytechnic, 64 Kevington Drive, Chislehurst, Kent, BR7 6RN.

Dr P Kilpatrick, Queens University of Belfast, University Road, Belfast, BT7 1NN.

Adrian King, Caplin Cybernetics Corporation, Poplar Business Park, 10 Preston Road,
Isle of Dogs, London, E14.

Roger King, Research Student, University of Wales, Inst of Sci & Tech, Mems Dept,
PO Box 25, Cardiff, CF1 3XE.

Tony King-Smith, 30 The Street, Uley, Nr Dursley, Glos, GL11 5SY.

Paul R Klarer, STA Sandia National Labs, Div 5267, PO Box 5800, ABQ NM, 87185 Sandia,
USA.

A M Knight, Oxford Polytechnic, Gypsy Lane, Headington, Oxford, OX3 0BP.

P V Knight, Cranfield Institute of Technology, Microprocessor Application Group, Cranfield,
Beds, MK43 0AL.

Dr R P Knott, Dept of Computer Studies, University of Loughborough, Leics, LE11 3TU.

Yrjo Sakari Knuutila, Field OY/Semiconductors, III-linja 12 B 29 00530 Helsinki, Finland.

Pasi Koikkalainen, Lappeenranta University of Technology, Department of Information Tech-
nology, Box 20, SF-53850 Lappeenranta, Finland.

Peter Konnanov PMD BSC, P O Box 34, Rochdale, Lancs, OL11 3AJ.

Kenneth W Koontz, Engineer, Johns Hopkins Applied Physics Laboratory, John Hopkins
Road, MS 6-30, Laurel, MD 20707, USA.

Peter Koppstein, Bell Communications Research, 444 Hoes Lane, RRC 1H217, Piscataway,
NJ 08854, USA.

A J Kortekangas, VTT/TIK, Lehtisaarentic 2, SF-00340 Helsinki, Finland.

John Kozek, 22 Cumberland Mansions, West End Lane, London, NW6 1LL.

Berthold Kroger, Heidbrinkstr. 45, D-4840, Rhede-Wiedenbruck, Germany.

S N Lambert, 23 Newark Road, Windlesham, Surrey, GU20 6NE.

Bernard Larkin, AWA Limited, P O Box 96, North Ryde, 2113 NSW, Australia.

Lars Bo Larson, Inst F Elek Systemer, AUC, FR. Bajers Vej 7, 9220 Aalborg O, Denmark.

P Laskar, C F E Video, 81 rue Beranger, 92320 Chatillon, France.

F C M Lau, Centre of Computer Studies and A, University of Hong Kong, Pokfulam Road,
Hong Kong.

Gary R Lawman, Electronic Systems, Development Manager, Personal Robots Ltd, Reading
Road, Henly-on-Thames, RG9 1AB.

D I Lawrie, University College of North Wales, School of Electronic Engineering, Dean Street,
Bangor, Gwynedd.

Walt Lee, Director of Sales, Topologix Inc, 4860 Ward Road, Denver, CO 80033, USA.

L Leff, Systems Coordinator, Southern Methodist U, CS, SMU, Dallas, TX 75275-0122,
USA.

Marc Leman, University of Ghent, Blandijnberg 2, Ghent 9000, Belgium.

E L H Leung, University College of Swansea, Dept of Elect Eng, Singleton Park, Swansea, SA2 7PG.

S P Lewkowicz, British Aerospace, Manor Road, Hatfield, Herts, AL10 9LL.

Dr N M Liddell, Queen Mary College, Centre for Parallel Computing, Mile End Road, London, E1 4NS.

Prof D A Linkens, University of Sheffield, Dept of Control Engineering, University of Sheffield, Mappin St, Sheffield, S13 JD.

Mr Goh Soon Liong, University of Stirling, Department of Computing Science, Stirling, Scotland, FK9 4LA.

Dr P Lisboa, Lecturer, Dept Electrical Eng & Electronics, The University, P O Box 147, Liverpool, L69 3BX.

Simon Liston, Industrial Control Services, Hall Road, Maldon, Essex.

Mr Ying Liu, Trent Polytechnic, Department of Computing, Burton Street, Nottingham, NG1 4BU.

Dr Michael Livesey, University of St Andrews, Dept of Computational Science, North Haugh, St Andrews, KY16 9SS.

Dr George A Ludgate, Head, Data Acquisition Software, TRIUMF, 4004 Wesbrook Mall, Vancouver, British Columbia, V6T 2A3, Canada.

Reinhard Luling, Am Dorn 23, D-4710, Ludinghausen 3, Germany.

Ian D Lund, Smith Associates Ltd, Surrey Research Park, Guildford, Surrey, GU2 5YP.

P C Luttkhuizen, Philips Research Labs, Room WB 251, PO BOX 80000, Eindhoven, Netherlands.

Mr P McAlinden, Scottish Regional Transputer Support, Exchange House, 229 George Street, Glasgow, G1 1RX.

Mr Steve McCabe, Thorn EMI Central Research Labs, Dawley Road, Hayes, Middlesex, UB3 1HH.

Lindsay MacDonald, Crossfield Electronics, 3 Cherry Tree's Lane, Hemel Hempstead, Herts, HP2 7RH.

Paul J McGrory, Department of Engineering, University of Reading, Pepper Lane, Whiteknights, Reading, RG6 2AH.

Alasdair G McKay, 35 Edward St, Dartmouth N.S., B2Y 2P6, Canada.

Dr Chris McLeod, School of Engineering, Oxford Polytechnic, Headington, Oxford, OX3 0BP.

Mr Paul J McMillan, Coventry Polytechnic, 10 Mulberry Close, Park Street, St Albans, Herts, AL2 2AW.

Ian McWilliams, Software Systems Dept, MEL, Manor Royal, Crawley, West Sussex, RH10 2PZ.

Walter Maisel, Universitat Karlsruhe, Inst. fur Algorithmen und Kognitive Systeme, Haid- und-neu-Strasse 7, 7500 Karlsruhe, West Germany.

R Malhi, Queen Mary College, Department of Computer Science, Mile End Road, London, E1 4NS.

S Manivannan, R and D Dept, Tata Electric Companies, 42 Off Sakivihar Road, Andherie 400072, Bombay 72, India.

Mr S Marsh, Principal Engineer, Systems Designers, 1 Pembroke Broadway, Camberley, Surrey, GU15 3XH.

Richard M. Marshall, Software Technology Division, European Silicon Structures, Zone Industrielle, 13106 Rousset Cedex, France.

Dr T P Marsland, University Engineering Dept, Trumpington Street, Cambridge, CB2 1PZ.

Helen Martin, Acquisitions Editor, Prentice Hall, International (UK) Ltd, 66 Wood Lane End,

Hemel Hempstead, Hertfordshire, HP2 4RG.

Dr Paul A Martin, Reading University, Computer Science Department, Whiteknights, P O Box 220, Reading, RG6 2AX.

Dr Tsutomu Matsumoto, Division of Elec and Computer Engineering, Yokohama National University, 156 Tokiwadai, Hodogaya-ku, Yokohama-shi 240, Japan.

Dr K A Mawhinney, Raytheon Equipment Division, 528 Boston Post Road, MS. 5-2-265, Sudbury, MA 01776, USA.

Mr D B Mercer, University of Edinburgh, Edinburgh Regional Computing Center, James Clerk Maxwell Building, The King's Buildings, Mayfield Road, Edinburgh, EH9 3JZ.

Lawrence E Merkel, Associate Designer, Lockheed-EMSCO, 2400 Nasa Rd. #1, Houston, TX 77058, USA.

John Merlin, Southampton University, Department of Physics, The University, Southampton, SO9 5NH.

B C Merrifield, MOD(PE), Royal Signals & Radar Establishment, St Andrews Road, Malvern, Worcs, WR14 3PS.

O J Miles, Department of Computer Science, Queens Building, University of Bristol, Bristol BS8 1TR.

Stewart G Miller, MEL, Manor Royal, Crawley, West Sussex, BH10 2PZ.

Mr P D Mimmis, Newcastle Poly, Department of Electrical & Electronic Eng, Ellison Buildings, Ellison Place, Newcastle upon Tyne, NE1 5TS.

Tomoyuki Minamiyama, R & D Engineer, Tokyo Comm Equip Co Ltd Lab, 3-484 Tsukagoshi Saiwai-Ku, Kawasaki, Kanagawa-Pref 210, Japan.

Klaus Mizger, Grossenbacher Elektronik AG, Spinnereistrasse 10, CH-9008 St Gallen, Switzerland.

A J Mockus, C.O.R.A.L, Coral House, 274a High Street, Aldershot, GU12 4LZ.

M H A Mommers, Programmer, Eurocontrol, Horsterweg 11, 6191RX Beek (L), Netherlands.

Francois Monnet, CGE Labs, Route de Nozay, 91460 Marcoussis, France.

Dr G R Moore, Middlesex Polytechnic, Bounds Green Road, Bounds Green, London, N11 2NQ.

J F Moore, British Aerospace, Dynamics Division, Manor Road, Hatfield, Herts, AL10 9LL.

Ian Moorehead, EC2 Division, Rarde, Fort Halstead, Sevenoaks, Kent, TN14 7BP.

Mr A D Morgan, University of Bristol, Room 0.38, Queens Buildings, University Walk, Bristol, BS8 1TR.

D J Morris, UMIST, 6 Singleton Lodge, Salford, M7 0NB.

Peter C Morris, INMOS Japan, 4th Floor, No 1 Kowa Building, 11-41 Akasaka 1-chome, Minato-ku, Tokyo 107, Japan.

Jon Mortimer, Executive Director, Bristol Transputer Centre, Bristol Poly, Coldharbour Lane, Frenchay, Bristol. BS16 1QY.

Jean Moszkowski, SUPOR, 22 rue Emile Baudot, Palaiseau, 91120, France.

G A Moule, British Aerospace, Dynamics Division, Manor Road, Hatfield, Herts, AL10 9LL.

P I Mountfurlt, Section Head, Rockburst Prediction Project, Western Deep Levels Limited, P O Box 8044, 2501 Western Levels, Republic of South Africa.

Klaus Movizen, IM Heuschlag 22, D-8520 Erlangen, West Germany.

M G Mower, British Aerospace Dynamics, Manor Road, Hatfield, Herts, AL10 9LL.

Tony Moy, Senior Principle Engineer, British Aerospace plc, Downshire Way, Bracknell, Berks.

Mr K A Murray, University of York, Department of Computer Science, University of York, Heslington, York, YO1 5DD.

O K Muslih, Computer Studies Dept, Loughborough University, Loughborough, Leics, LE11 3TU.

Wolfg. Mutschler, Bodenseewrk Geraetetechnik, PO Box 1120, 7770 Uberlingen, West Germany.

John R Naylor, AMS Industries PLC, AMS Industrial Park, Billington Road, Burnley, Lancs, BB11 5ES.

Kevin Neal, Doplar Designs Ltd, 9 Harris Road, Porte Marsh Industrial Estate, Calne, Wiltshire.

Robert Neely, 171 Lonsdale Road, Stevenage, Herts, SG1 5DQ.

Dr N T Neill, Department of Mathematics, University of Ulster, Shore Road, Newtownabbey, Co. Antrim, BT37 0QB.

Marco Nesser, Bofors Aerotronics AB, S-181 84 Lidingo, Sweden.

A van der Neut, Modern Medium, Waterlooplein 211, 1011 PG Amsterdam, Netherlands.

Chris Nevison, Colgate University, Hamilton, NY 13346, USA.

James A Newhouse, FMC Advanced Systems Center, 1300 South Second Street, P O Box 59043, Minneapolis, MN 55459-0043, USA.

C Nicks, EPFL - LAMI, 37 Av De Cours, 1007 Lausanne, Switzerland.

Tormod Njolstad, Project Engineer, Seatex A/S, P O Box 1961, N-7001 Trondheim, Norway.

D F Garcia Nocetti, University College of North Wales, S.E.E.S., Dean Street, Bangor, Gwynedd, LLS7 1UT.

Dr James M Noras, University of Bradford, Dept of Elec Eng, Bradford, West Yorks, BD7 1DP.

I W Norris, Polytechnic of Wales, 14 Parc Street, Treforest, Pontypridd, Mid-Glamorgan, CF37

Malcolm Northcott, Optics Section, Blakett Laboratory, Imperial College, Price Consort Road, South Kensington, London, SW7 2DZ.

Sam Novotny, Chief Software Engineer, Sira Ltd, South Hill, Chislehurst, Kent, BR7 5EH.

Ahn T Nuzen, Link APD MS 580, 1098 Duncan Avenue, Sunnyvale, CA 94089, USA.

Frank J Oeynes, Auroral Observatory, University of Tromsø, Po b 953, 9001 Tromsø, Norway.

Pat O'Leary, Parallel Systems, Ardrew, Athy, Co Kildare, Ireland.

Mr Myles F Onley, Senior Lecturer, Department of Mathematics and Statistics, Trent Polytechnic, Burton Street, Nottingham, NG1 4BU.

Adrian Oram, Sheffield City Polytechnic, Pond Street, Sheffield, S1 1WB.

Alex Osadzinski, Sun Microsystems Europe, Sun House, 31-41 Pembroke Broadway, Camberley, Surrey, GU15 3XD.

Fergal O'Sullivan, Research Assistant, N.I.H.E, Dept of Elec & Comp Eng, Limerick, Northern Ireland.

Mr W J G Overington, Software Librarian, Coventry Polytechnic, Q Block, Priory St, Coventry, CV1 5FB.

Dr Jacek Owczarczyk, University of St Andrews, Department of Computational Science, North Haugh, St Andrews, KY16 9SS.

Mr Painter, Enigma Systems Ltd, Simmonds Hall, Cranham, Gloucestershire, GL4 8HS.

Mr Kittie Paithoonwattanakij, University of Dundee, Department of Physics, Dundee, Scotland, DD1 4HN.

Tom Parke, Imperial Software Technology, 95 London Street, Reading, RG1 4QA.

Martin Pearce, Department of Computing, North Staffordshire Poltechnic, Blackheath Lane, Stafford, North Staffordshire.

Philip John Pearson, c/o Smith Associates Ltd, Surrey Research Park, Guildford, GU2 5YP.

Josef Pellizzari, C.S.E., A-5020 Salzburg, Vogelweiderstrasse 27, Germany.

Oswald Petschening, GAMED mbH, Grottenhofstr. 7, A-8053 Graz, Austria.

Patrick Pope, 62 Longmead Avenue, Bishopstoke, Eastleigh, Hampshire, SO5 6ET.

Mr G J Porter, E Floor, University of Bradford, Richmond Road, Bradford, West Yorkshire, BD7 1DP.

H M Powell, ISTECH Ltd, CDC, Ravensbank Drive, North Moons Moat, Redditch, Worcs, B98 9HB.

C F Price, BAe Dynamics, Software Design Y2, Manor Road, Hatfield, Herts, AL10 9LL.

Dr D.J. Pritchard, Department of Electronics & Computer Science, University of Southampton, Southampton, Hants, SO9 5NH.

T G Punter, BSO/Rotterdam AT bv, Admiraliteitskade 60, Postbus 42611, 3006 DC Rotterdam, Netherlands.

D K Purnell, New Zealand Meteorology Service, P O Box 722, Wellington 1, New Zealand.

T A Rafik, Loughborough University of Technology, Electronics & Electrical Engineering Department, Loughborough, LE11 3TU.

Gerard Ragouilliaux, CGEE Alsthom, 5 Avenue Newton, 92 142 Clamart, France.

S Raina, Middlesex Polytechnic, The Burroughs, London, NW4 4BT.

I Ramos, CESELSA - Ctra de Loeches 9, Torrejon De Ardoz, Madrid, Spain.

Dr R F Rankin, Department of Computer Science, Queens University, Belfast, BT7 1NN.

O F Ransen, Via Cavour 29, 20010 San Giorgio su Legnano, Milano, Italy.

A E Rantala, Technical Research Centre of Finland, Lab for Info. Proc., Lehtisaarentic 2A, SF-00340, Helsinki, Finland.

A Ratter, Robert Gordons Institute of Technology, School of Elect & Electrical Engineering, RGIT, Schoolhill, Aberdeen, AB9 1FR.

S G Reed, British Aerospace, Dynamics Division, Manor Road, Hatfield, Herts, AL10 9LL.

David Rees, Department of Computer Science, University College London, Gower Street, London, WC1E 6BT.

Mr A J Reid, National Engineering Laboratory, East Kilbride, B75 0QU.

Francisco J Restivo, Department of Engineering Electronics, E Comput, Universidade Do Porto, Rua Dos Bragas, 4099 Porto Codex, Portugal.

M L Retter, University of Oxford, Department of Nuclear Physics, Nuclear Physics Laboratories, Keble Road, Oxford, OX1 3RH.

Barry Rhodes, Servelec Ltd, Rotherside Road, Eckington, S31 9GP.

Neil Richards, Wandel Goltermann Ltd, Eurotech House, Burrington Way, Plymouth, PL5 3LZ.

Mr P A Richards, A.S.A.P Ltd, Unit 3E2, Newlands High Technology Centre, The University of Hull, Inglemire Lane, Hull, HU6 7TQ.

M W Ricketts, IBM UK Scientific Centre, Athelston House, St Clements Street, Winchester, Hants. SO23 9DR.

A Rivoire, ICPI Electronique, 37 Place Bellecour, 69002 Lyon, France.

C Rober, Dr Nenhaus Mikroelektronik KGaA, Haldenstieg 3, D-2000 Hamburg 61, Germany.

M H Roberts, SERC, Rutherford Appleton Lab, Chilton, Didcot, Oxon, OX11 0QX.

B Robertson, Olivetti Research, 24a Trumpington Street, Cambridge, CB2 1QA.

John K Roche, Senior Electronics Supervisor, Chesterfield ITEC, School Road, Whittington Moor, Chesterfield, S41 8LJ.

Laurens Rodrigo, Les Cinq Philosophes, Groupe Occam, 239 Bd Jean Jaures, 92100 Boulogne, France.

M Rolle, Paranor, Wahlendors, CH3046, Switzerland.

John Roper, System Software Specialist, Insignia Solutions Ltd, 28-38 Desborough Street,

High Wycombe, Bucks, HP11 2NF.

Danny Ross, 17 Burgess Road, Basingstoke, Hampshire, RG21 2NP.

P G B Ross, Aberdeen University, Dept Bio-Medical Physics, Foresterhill, Aberdeen, AB9 2ZD.

Sean Rouse, FECS Ltd, Oakington, Cambridge, CB4 5BA.

Joseph Roussel, University Paris 7, Maitrise de Physique, Tour 33-34, 4 etage, 2 Place Jussien, 75251 Paris 05 Cedex, France.

C.G.Rowden, Department of Elec. Eng. Science, University of Essex, Colchester, Essex, CO4 3SQ.

Ralph Rudolph, Schwartenbergsk 70, D-2100, Hamburg 90, West Germany.

S A Rush, Exeter University, Department of Computer Science, Prince of Wales Road, Exeter, EX4 4PT.

C Russel, 1 Woodland Drive, Anlaby, Hull, Humberside.

Lawford Russell, CAP Group PLC, 22 Long Acre, London, WC2E 9LY.

Andy Rutter, The Instruction Set Ltd, City House, 190-196 City Road, London, EC1V 2QH.

Ms K N Sadhana, Wipro Systems Ltd, No-3F, H.V.S. Building, 1 Edward Road, Bangalore 560052, India.

Pirooz Saeidi, Department of Computer Science, University of Sheffield, Hicks Building, Hounsfield Road, Sheffield, S3 7RF.

Dan Sahlin, SICS, Box 1263, S-16428 Kista, Sweden.

Derek Salkeld, 6 Surrey Close, Weymouth, Dorset, DT4 9TY.

J A Salkeld, UMIST, Dias, P O Box 88, Manchester, M60 1QD.

Padiou G Salle, Enseint, 2, luc Camichel, 31071, France.

Robert Sang, Sang Computer Systems GmbH, Am Wunnesberg 13, 4300 Essen 1, Germany.

Mr Jouni Santara, System Analyst, University of Turku, yo-kyla 5B15, SF-20510 Turku, Finland.

Mr Santokhi, Dowty Maritime Systems Ltd, Communications Division, 419 Bridport Road, The Metropolitan Centre, Greenford, Middlesex, UB6 8UA.

J D Santos, Computing Laboratory, University of Kent, Canterbury, Kent, CT2 7NF.

Douglas H Sargent, 63 Sagamore Drive, New Providence, NJ 07974, USA.

I Sayers, Newcastle University, Department Electrical & Electronic Engineering, Merz Court, Newcastle, NE1 7RU.

Klams Schilling, University of Wuppertal, Physics Department, D56 Wuppertal, Germany.

Schindler, Spezialist fur Personal Computer, Dr Schindler GmbH, A-1090 Wien, Kolingasse 10, Austria.

Uwe Schmitt, Science Technology Systems, Rodenkirchener Str. 45a, D-5000 Cologne 50, F R Germany.

Dr L Schoute, Lecturer, University of Twente, Postbox 217, 7500 AE Enschede, Netherlands.

Robert Scott, Genrad Limited, Monmouth House, Monmouth Road, Cheadle Hulme, Stockport, SK8 7AY.

C A Sewell, South Glamorgan Institute of Higher Education, Llandaff Centre, Western Avenue, Cardiff, CF5 2YB.

Mr J F Sharman, Box F3C, British Aerospace PLC, Downshire Way, Bracknell, RG12 9L.

M J Sharrock, 22 Andover Road North, Winchester, SO22 6NW.

Kai Ming SHEA, Department of Computer Studies, University of Hong Kong, Pokfulam, Hong Kong.

J A Sheen, British Aerospace PLC, FPC 267, P O Box 5, Bristol, BS12 7QW.

Dr Helen C Shen, University of Waterloo, Department of Systems Design, Waterloo, Ontario N2L 3G1, Canada.

Ian Sillitoe, University of Technology, Loughborough, Leicestershire, LE11 3TU.

Antony H M Simmins, Oxford University, Computing Laboratory, Programming Research Group, 8-11 Keble Road, Oxford, OX1 3QD.

D Simpson, Department of Computing, Brighton Polytechnic, Moulsecomb, Brighton, BN2 4GJ.

Professor P K Sinha, Department of Engineering, University of Reading, P O Box 225, Reading, RG6 2AY.

P T Skead, Brighton Polytechnic, Boyes, Well Meadows, Shaw, Newbury, Berkshire, RG13 2DS.

Dr G D Smit, Department of Computer Science, University of Cape Town, Rondebosch 7700, South Africa.

Aivan M D Smith, Enigma Systems Ltd, 11 Welbeck Street, London, W1M 7PB.

E R Smith, Mathematics Department, L A Trobe University, Bundoora, Victoria 3083, Australia.

Dr L S Smith, Lecturer, University of Stirling, Department of Computer Science, Stirling, Scotland. FK9 4LA.

Neville Smith, New Electronic Ventures, 17 Clarence Road, Stony Stratford, Milton Keynes, MK11 1JE.

P R Smith, British Aerospace (Dynamics), Manor Road, Hatfield, Herts, AL10 9LL.

Roger M Smith, National Optical Astronomy Obser, 950 N. Cherry Avenue, Tucson, Arizona 85719, USA.

Terry L Smith, Lockheed Space Operations Co, 1100 Lockheed Way, Titusville, Florida 32780, USA.

Scott D Snyder, Dept of Mech Engineering, GPO Box 498, Adelaide SA 5001, Australia.

K Sohniener, Rogowski Institut, RWTH Aachen, Schinkelstr. 2, 5100 Aachen, West Germany.

J Sorvari, Tampere University of Technology, Control Engineering Lab, Box 527, 33101 Tampere, Finland.

Mr M D Speight, Flat 1, 8 High Riggs, Edinburgh, EH3 9BX.

Paul Staffas, Bofors Aerotronics AB, S-181 84 Lidingo, Sweden.

Dr M Stapleton, Technical Director, System Simulation Limited, 250 Redford Chambers, The Piazza, Covent Garden, London, WC2E PHA.

Mrs P Stathopoulou-Zois, University of Patras, P.O. Box 1164, GR-261 10, Patras, Greece.

Mr J Steel, N.I.S. Ltd, 9 Deane's Close, Stocks Lane, Steventon, OX13 6SZ.

Dipl.-Ing. A. Stein, Lehrstuhl fuer Prozessrechner, TU Muenchen, Franz-Joseph-Strasse 38/III, 8000 Muenchen 40, West Germany.

Dr Ing R Steinmets, Philips, EN-SA, Eiserfelderstr. 316, 5909 Siegen 31, West Germany.

Dr N M Stephens, University College Cardiff, Mathematics Institute, Senghennydd Road, Cardiff, CF2 4AG.

Bryan Stephenson, Marconi Maritime, Applied Research Laboratory, Unit 33, Cambridge Science Park, Milton Road, Cambridge, CB4 4FX.

Andrew Stewart, Department of Electrical and Electronic Engineering, Lancashire Polytechnic, Preston, PR1 2T2.

P M Stocker, University of East Anglia, Norwich, NR4 7TJ.

Pierre Strombeck, Bofors Aerotronics AB, S-181 84 Lidingo, Sweden.

G Subramanian, A3/73, Kailasapuram, Tiruchirapalli, TN 620014, India.

A T Sund, ESA/ESTEC, Dept WKA, P O Box 299, BK-2200 AG Noordwijk, Netherlands.

Len Sutherland, 24 Marmion Close, Chingford, London, E4 8EW.

A G Tagg, Department Computing and Mathematics, Oxford Polytechnic, Headington, Oxford, OX3 0BP.

Domenico Talia, Crai, Localita S. Stefano, 87030 Rende (CS), Italy.

Francis Pak-Twan Tam, City Polytechnic of Hong Kong, Department of Computer Studies, Argyle Centre, Tower II, Mongkok, Kowloon, Hong Kong.

D A Tanqueray, FPS Ltd, Apex House, London Road, Bracknell, RG12 2TE.

Antony Taylor, Manchester University, Simon Engineering Laboratory, Manchester, M13 9PL.

Dr J M Taylor, C S Computer Services, 15 Victoria Road, Margate, Kent.

Dr R J B Taylor, Principal Software Engineer, Digital Equipment Corporation, 301 Rockrimmon Blvd., South, Colorado Springs, CO 80919-2398, USA.

Simon Taylor, 553 Crookes Manor Road, Sheffield, S10 1BJ.

J Theile, FB 13 Elektrotechnik, Fuhlrottstr. 10, D-5600 Wuppertal, Germany.

T Theoharis, St Catherines College, Cambridge, CB2 1RL.

David Thomas, 14 Woodward Road, Crosskeys, Gwent, NP1 7BR.

Mike Thomlinson, Senior Lecturer, Sheffield City Polytechnic, Maths Sciences Department, Pond Street, Sheffield, S1 1WB.

H A Thompson, Bangor Control Software Group, UCNW Engineering Department, Bangor, Gwynnedd, North Wales.

Dr D C Threlfall, Research Officer, CEGB, Berkeley Nuclear Laboratories, Berkeley, Gloucestershire, GL13 9PB.

Mr R D Thurston, Energy Soft Computer Systems Ltd, Peel House, Peel Road, Skelmersdale, Lancashire, WN8 9PT.

Herve Tireford, SGS Semiconductor S.A., 18A Chemin Francois-Lehmann, 1218 Grand Saconnex GE, Switzerland.

Stephen A Todd, Department of Electrical and Electronic Engineering, Dundee College of Technology, Bell Street, Dundee, DD1 1HG.

Mr S Tohill, Polytechnic of Central London, Department of Computer Science, 115 New Cavendish Street, London, W1M 8JS.

Martin Torngren, The Royal Institute of Technology, Mackinelement, KTH 10044 Stockholm, Sweden.

S C Tran, University of Birmingham, Department of Electrical and Electronic Engineering, P O Box 363, Birmingham, B15 2TT.

Dr J C Tucker, Cambridge RISC Machines, 26 Mill Road, Cambridge, CB1 2AD.

Eric Cheng Man Tung, Systems Engineer, Schmidt & Co (H.K.) Ltd, 18/F Great Eagle Centre, 23 Harbour Road, Wanchai, Hong Kong.

K W Turnbull, Peacock Lodge, Beechwood Park, Markyate, Herts, AL3 8AP.

A J Tyrrell, IBM UK Ltd, UK Scientific Centre, Athelstan House, St Clements St, Winchester, Hants, SO23 9DR.

Dr Colin Upstill, Plessey Research, Roke Manor, Romsey, Hants, SO51 0ZN.

Bruno Vermeulen, R & D Engineer, Barco Creative Systems, TH. Sevenslaan 106, B-8500 Kortrijk, Belgium.

J M Walker, Marconi Defence Systems, The Grove, (TF24), Warren Lane, Stanmore, Middlesex, HA7 4LY.

Ken Wallace, Institute of Physiology, West Medical Buildings, The University of Glasgow, Glasgow, G12 8QQ.

Kuanshen H Wang, Lockheed EMSCO, 2400 Nasa Rd 1, C-18, Houston, TX 77048, USA.

Mark Ware, Mark Ware Associates, Bristol, BS8.

Dr L C Waring, Senior Research Officer, Queens University Belfast, Sir David Bates Building, Belfast, Northern Ireland. BT7 1NN.

Mr I Warren, Caplin Cybernetics Corporation, 22 Elmhurst Gardens, Chatham, Kent, ME4 6UL.

A J Watson, British Aerospace, Dynamics Division, PB 147, Dept 048, Six Hills Way, Stevenage, Herts, SG1 2DA.

K Webster, 27 Roman Way, Haverhill, Suffolk, CB9 0NG.

Mitch Webster, Electrical Engineering Department, University of Natal, King George 5th Avenue, Durban 4000, South Africa.

Richard G Wedenig, 3663 Lakedale Avenue, Burnaby, British Columbia, V5A 3E4, Canada.

Michael Wee, Scientific Micro Systems Ltd, Langley Business Centre, 11-49 Station Road, Langley, Slough, Berks SL38 1YL.

J R Weisbecker, Queen Mary College, Computer Science Department, Mile End Road, London, E1 4NS.

Robin Westerman, 59 Chequer Road, Doncaster, DN1 2AN.

Mitchell Wheat, Research Assistant, Loughborough University, Computing Department, Ashby Road, Loughborough, LE11 3TU.

C G Whitaker, Cranfield Institute of Technology, Computer Centre, Building 63, Cranfield Institute of Technology, Cranfield, Beds. MK45 0AL.

P E Whitby, Software Technician, Trent Polytechnic, Department of Computing, Newton Building, Trent Polytechnic, Burton Street, Nottingham.

Dr David N J White, Glasgow University, Chemistry Department, Glasgow.

John White, CEEB, Operational Engineering Division, Scientific and Technical Branch, Canal Road, Gravesend, Kent, DA12 2RS.

Mr Brent Whiteman, 16 Ravenscroft Road, Chiswick Park, London, W4 5EQ.

R J Whitrow, Department of Computing, Trent Polytechnic, Burton St, Nottingham, NG1 4BU.

Mr John M Wild, Computer Science Department, Hatfield Polytechnic, College Lane, Hatfield, Herts, AL10 9AB.

Dr M K Wilkinson, Smith Associates Ltd, Surrey Research Park, Guildford, Surrey, GU2 5YP.

David Williams, EX9 RSRE, St Andrews Road, Malvern, Worcs, WR14 3PS.

Paul Williams, Caplin Cybernetics Corp, Poplar Business Park, 10 Preston Road, Isle of Dogs, London, E14.

N Willis, Leeds Polytechnic, The Grange, Beckett Park, Leeds, LS6 3QS.

Simon Willis, Computer Centre, Kingston Polytechnic, Penhryn Road, Kingston upon Thames, Surrey, KT1 2EE.

Steve Wilson, 49 Sowerby Road, Sowerby, Thirsk, North Yorkshire, YO7 1HU.

C P Winder, Programming Research Group, Oxford University - Computing Laboratory, 8-11 Keble Road, Oxford, OX1 3QD.

Norman Winterbottom, IBM UK Scientific Centre, Athelstan House, St Clement Street, Winchester, Hants, SO23 9DR.

Robert Wipfel, Caplin Cybernetics Corporation, Poplar Business Park, 10 Preston Road, Isle of Dogs, London, E14.

Meral B Woodberry, INMOS, 1667 Carmel DR, Colorado Springs, Colorado 80910, USA.

Dr Ken Woodhouse, 15 Wellesley Drive, Crowthorne, Berks, RG11 6AL.

Daniel Wyss, Dataplus AG, Elisabethenanlage 7, CH-4051 Basel.

De Joybert Xavier, Thomson DCS - DGC/ETU, Parc d'activites Kleiber, 160 Bd. de Valmy, BP 82 - 92704 Colombes Cedex, France.

C G Xie, UMIST, Dept of Instrumentation and Anal, P O Box 88, Manchester, M60 1QD.

Michael Yearworth, Space Physics Group, Physics Dept, Southampton University, Southamp-

ton, SO9 5NH.

F Yeung, Science and Engineering Research, Rutherford Appleton Laboratory, Chilton,
Didcot, Oxon, OX11 0QX.

Martin Zeder, Datacomp AG, Silberstrasse 10, 8953 Dietikon.

Klaus Zeppenfeld, Breslauerstr. 23, D-4760, Werl, Germany.

Roman F Zunker, Dept. U9321, Siemens UB-KWU, Hammerbacher Str. 12 & 14, 8520
Erlangen, Germany.



occam® user group · contacts

Informal OUG Committee:

Mr Gordon Harp, (CHAIRMAN) Tel: 068489 2733 (x2824)
RSRE, St Andrews Road, GREAT MALVERN, Worcs WR14 3PS

Mr Charles Askew, Tel: 0703 760834
Transputer Support Centre, Unit 2, Chilworth Research Park, SOUTHAMPTON, SO1 7NP

Dr Jon Kerridge, Tel: 0742 768555 (x4559)
Department of Computer Science, University of Sheffield, SHEFFIELD, S10 2TN,

Dr Geraint Jones, Tel: 0865 273851
Programming Research Group, University of Oxford, 8-11 Keble Road, OXFORD OX1 3QD

Dr Derek Paddon, (EDITOR) Tel: 0272 303030 (x4336)
Department of Computer Science, University of Bristol, University Walk, BRISTOL BS8 1TR.

Mr Roger Peel, Tel: 0483 509284
Department of Electrical Engineering, University of Surrey, GUILDFORD, Surrey GU2 5XH

Dr Michael Poole, (SECRETARY) Tel: 0454 616616
Software Support, INMOS Limited, 1000 Aztec West, Almondsbury, BRISTOL BS12 4SQ.

Mr Simon Turner, Tel 0794 515222 (x2219)
Plessey Electronic Systems Research Ltd, Roke Manor, ROMSEY, Hants SO5 0ZN

Mr Hugh Webber, (PROGRAM EXCHANGE) Tel: 068489 2733 (x2728)
RSRE, St Andrews Road, GREAT MALVERN, Worcs WR14 3PS

Dr Peter Welch, Tel 0227 764000 (x3629)
Computing Laboratory, The University, CANTERBURY, Kent CT2 7NF

Special interest group chairmen:

Steven Ericsson Zenith	Artificial Intelligence	INMOS
Bob Stallard Racal Milgo Ltd, Bartley House, Station Road, Hook, Hants RG27 9PE	Formal Techniques	Tel : 025672 3911
George Staniewicz Weirford Ltd, The Meeting House, High Street, South Harting, Hants GU31 5QB	Graphics and Imaging	Tel : 0730 85876
Tony Gore	Hardware	INMOS
Sandy Riach ITEC Consultancy Unit, 189 Freston Road, London W10 6TH	Learning	Tel : 01 969 4658
Simon Turner	Networks	see above
Derek Paddon	Numerical methods	see above
Gordon Manson Department of Computer Science, University of Sheffield, Sheffield, S10 2TN	Operating Systems	Tel : 0742 768555
Peter Welch	Unix	see above