CONTENTS

7 ;

١

÷ .

INSTALLING THE M200

USER GUIDE

1	Introduction
2	Hardware Description 2.1 Disk system 2.2 M212 2.3 The module system
3	Software 3.1 Testing the board
4	Configuration 4.1 Jumper setting
5	Software listings
6	PAL Equations
7	Logic Diagram

Disclaimer

Every effort has been made to test this product and its operation.

The reserves the right to make changes in specifications at any time and without notice. The information in this document is believed to be accurate, but no responsibility is assumed for its use, nor for any infringements of patents or other rights of third parties resulting from its use.

1:

The M200 should first be checked for any signs of visible damage which may have resulted from transportation.

It is advisable to read the user guide fully before applying power to the M200.

The M200 has to be fitted to the connector slots inside the PC machine. This requires the removal of the outer cover, normally achieved by removing some screws from the rear and sliding the outer cover forward exposing the main circuit board of the PC.

Installation requires removing a blanking plate from the rear face of the machine, this provides a free slot for the M200 to be installed in. It is important to note that the M200 takes up 2 slots of space inside the machine and that the blanking plate should be removed from a slot which has a free slot to its right as viewed from the front of the machine.

The M200 simply plugs into the free slot by using minimal pressure from the top, be carefull not to use excessive force to push the board home as this could jar the hard disk or cause other forms of damage. Ensure that the trailing edge of the M200 is securely fitted into the card guide for it.

The M200 is secured using the screw which was holding the blanking plate in place. As the M200 is a fairly heavy item it is recommended that the retaining screw be used at all times and not forgotten about.

The main circuit board derives power directly from the edge connector.

*** The hard disk derives its power separately from one of the 4 drive power connectors fitted to the machine, this typically is a white plastic 4 way connector which fits into the similar mating half which is located on the M200 hard disk unit. This connector is polarised and can only be fitted one way round, do not use excessive force to fit this connector as this may indicate that the connector is the wrong way round. Should your machine not have a spare drive power connector then contact your supplier.

The unit can now be tested as described in the user guide. It is recommended that the machine that it is fitted to is not run with the cover off as this allows foreign matter entry to the machine which can cause damage.

1 Introduction

The QMS M200 is a four transputer module motherboard for IBM XT and AT type machines. It has a disk interface circuit built onto the motherboard. The disk interface is controlled by the M212 transputer which has one of its two INMOS links attached to a link adaptor which in turn is present on the IBM I/O bus, the second link of the M212 is brought to the 'D' type connector together with another link adaptor link, which is also connected to the IBM bus, and ten links from the four module sites. The four module sites are connected in a default pipeline using links 2 and 1, with all the links 0 and 3 together with the pipehead and pipetail brought to the 'D' type to allow simple network configuration to be done by hardwire at the plug in to the 'D' connector.

The interface to the IBM bus is used to allow data to pass to and from both the M212 disk interface and also to the transputer modules, the interface has full DMA and Interrupt capability to allow quick and efficient data transfer.

Hardware Description

2.1 Disk system

The Disk interface is driven directly from the M212 transputer and is a standard ST506 interface, which will directly drive the single 3.5" winchester disk provided with the M200, but it is capable of driving up to two disks which can be remotely sited and therfore physically larger when used with a simple buffer board (QMS M201).

2.2 M212

The M212 transputer uses its two links to act as a disk controller capable of recieving commands from two sources. The hardware configuration determines these two sources: the IBM system via a link adaptor onto the IBM bus, and the transputer module system. This means that the transputer domain can access the disk system directly without having to go through the IBM disk system, this allows much faster I/O for the transputer system to disk. The kinds of improvement in performance possible are given in the following examples :

> a) A standard transputer board using a software polled link adaptor achieves transfer rates of about 30Kbytes/sec, this takes over two seconds to load a 64Kbyte file. b) A transputer module connected directly to the M212 over a 20Mhz link will pass data at 800KBytes/sec, this typically exceeds the capability of the disk to supply data and consequently the time taken is now limited by the disk. If the file is contiguous on the disk then a 64K file is about 8 tracks of data which will probably also require a couple of step commands to read all 8 tracks, the total time for this to be read by the M212 with an interleave of 2 would be about 150ms and with an interleave of 1 only 75ms.

The overall improvement in performance to a system depends upon how much disk I/O is actually done. In systems which are disk intensive the benefits can become significant, without having to use software buffering techniques which can still be implimented at a future date to enhance performance. If the data on the disk is severely fragmented requiring a lot of head stepping to recover the data then the possible benefits will not be as easilly seen because the disk unit will be spending more time stepping to the data than transfering the data.

To release the full potential outlined above special software is required to run on the M212 which will interpret disk filing, commands as generated by applications programs and operate on them in the same way as the IBM operating system would. This requires the special software to operate as both a disk filing system and a protocol converter, QTM is producing some simple software products for the disk filing operation which will work with some of the currently used server system protocols. It is not our intent to support every different protocol variation, users would have to program at this level themselves.

2

2.3 The module system

The M200 motherboard has 4 Transputer module (TRAM) sites which can accomodate a maximum of 4 TRAMs. The module sites are organised :

1		I		* {		ł		* {	
ł	Ø	l	2 -	1	1	l	3	1	
¦*		l		*		1			* = pin 1

Module site 0 has 3 extra pins which are used by module 0 to generate reset signals to other modules, These are known as the subsystem pins. The module system has a variety of reset configurations, they are most easily defined with 2 signals : firstly module 0 can be reset from the IBM or from the external world via the UP set of pins on the 'D' type, secondly the rest of the modules can be reset from either module 0 SUBSYSTEM or from the signal chosen in the first step above.

These selections are achieved by using jumper plugs on the 2 way connector mounted adjacent to the 'D' connector.

		* 1	¥ ¦			
		l* 2	* 			
		l¥ 3	*			
		l ∗ 4	¥!			
		I* 5	*			
Link out : M	lodØ > IBM	I* 6	¥¦	Link in	: ModØ	> UP
Link out : M	lodN > 6	l* 7	* !	Link in	: ModN	> Mod0 SS

These jumper plugs are easilly obtainable, or can be supplied with the unit.

When modules are fitted it is sometimes necessary to jumper over the default pipeline connections, eg if only modules 0 and 1 are fitted then jumpers at the sites for modules 2 and 3 are needed to bring link 2 of module 1 out to pipetail. These jumpers are simply connections between link2 and link1 in and out pins, they can easily be made, or they can be supplied with modules or motherboards.

2.4 The IBM interface

The IBM interface consists of 3 elements, the BIDS EPROM which sits at \$D000X in the IBM memory map and is 32KBytes long, and 2 Link Adaptor systems.

The Link adaptor systems are for the M212 disk interface and the Module control interface. The I/O address range that these devices occupy are selectable by jumpers (see below). It is possible to select one of four different sources of interrupt event which the transputer domain can signal to the IBM domain, these are:

- 1) Interrupt on end of DMA transfer
- Interrupt on transputer error
- 3) Interrupt on link data input ready
- 4) Interrupt on link data output ready

The register addressing in I/O space is :

L/A 1	at address \$300	or \$250 L/	/A 2 at address \$150 or \$200
	Data in @ L/A 1	+ \$00	Data in @ L/A 2 + \$00
	Data out @ L/A 1	+ \$01	Data out @ L/A 2 + \$01
	I/P Stat @ L/A 1	+ \$02	I/P Stat @ L/A 2 + ≸02
	0/P Stat @ L/A 1	+ \$03	0/P Stat @ L/A 2 + \$03
	Reset (W)@ L/A 1	+ \$10 '	Reset (W)@ L/A 2 + ≸10
	Error (R)@ L/A 1	+ \$10	Error (R)@ L/A 2 + \$10
	Analyse @ L/A 1	+ \$11	Analyse @ L/A 2 + \$11
	DMA @L/A1	+ \$12	DMA @ L/A 2 + \$12
	IRQ @L/A1	+ \$13	IRQ @ L/A 2 + ≰13

The function of the unique registers is given by:

Reset register (a WRITE ONLY register)

Writing bit 0 : to '1' asserts Reset : to '0' deasserts Error register (a READ ONLY register)

Reading bit 0 : as '1' indicates Error : as '0' no Error

Analyse register (a WRITE ONLY register)

Writing bit 0 : to '1' asserts Analyse : to '0'deasserts DMA request register (a Read/Write register)

> Writing bit 0 : as '0' initiates DMA FROM IBM TO M200 as '1' initiates DMA TO IBM FROM M200

IRQ control register (a Read/Write register)

bit Ø :	'1'	enables	۲Ø۲	disables	:	IRQ on	DMA end
bit 1 :	′ 1 <i>′</i>	enables	۲Ø۲	disables	:	IRQ on	Error
bit 2 :	ʻ1'	enables	'Ø'	disables	:	IRQ on	Data Rx ready
bit 3 :	`1`	enables	`Ø`	disables	:	IRQ on	Data Tx ready

Software

3

The M200 is provided with software written in 8086 assembly language to allow the IBM interface to the disk to operate. This software is provided in the EPROM on the main board and is also available on disk. This software is the MS-DOS device driver which allows MS-DOS to access the hard disk. The device driver provided will typically show a 20% improvement in performance over a standard hard disk in an 8086 machine, but benchmarks at about the same level as a standard AT disk drive.

The transputer software which can be run on the M212 to provide fast transputer disk access are separate products, these can be supplied in a replacement EPROM which needs to be selected for the particular protocol desired, should a range of different protocols be desired then diferent software modules can be provided on disk to allow the user to tailor transputer code to individual server variants. Please check with your supplier for further details on any of these options.

3.1 Testing the board

Included with the unit are separate routines which allow the user to test the functionality of the board, these test for the Link conections, the DMA interface and the Interrupt interface on both the M212 and the module(s) (if module(s) are fitted), the unit as supplied will be pre-formatted to MS-DOS standard and should work from power up. All the test software is self documenting and should function automatically , the user has to select which DMA and IRQ channels are in use as well as the addresses of the link adaptors if changed from the default. 4 Configuration

4.1 Jumper setting

There are 8 jumper selectors on the main board, they are located close to the M212 transputer as shown. They select as indicated :

•	link out	link in
ABt	1 off	(auto-boot from winchester)
ItR	2 (Model M212 ROM on)	off
BtL	3 (Boot from Mode1 ROM)	off (ie boot link)
A3	4 3	
A2	5 } see below	
A1	6 }	
10M	7 20Mhz links	10Mhz links
M2c	8 M2 control via IBM	(M2 control external)

The addressing of the link adaptors follows the following table :

					A1	A2	A3	ladp M2	ladpmodØ
					Ø	Ø	Ø	-	-
					Ø	Ø	1		\$200
	1	=	1nk	out	Ø	1	Ø	\$250	
			-		Ø	1	1	\$250	\$200
i,	Ø		lnk	in	1	Ø	Ø	\$300	\$200
					1	Ø	1		\$150
					1	1	Ø	\$300	
				•	1	1	1	\$300	\$150

The selection of DMA channel is also done with jumpers :

1 DRQ	2	1	DAK	2	
* * ** * *		*	*	¥	No DMA selection Selects DMA 1 Selects DMA 2

DMA chan 1 is nominally free but is often used for ethernet cards, DMA chan 2 is the floppy disk DMA chan which can be disabled by writing to I/O location \$3F2, allowing it to be used by the M200 for data transfer. Whenever a diskette access is required the disk bios always enables location \$3F2 this means that the M200 driver must disable location \$3F2 and enable its drivers at the start of a DMA transfer and then disable its drivers at the end of a transfer. Separate software routines are provided for handling the diferent DMA channels.

The selection of IRQ channel is done with a jumper selection :

TPO

マ

4

5	ING		
*	¥	¥	No IRQ Selected
*	*	×	Selects IRQ 3
¥	*	*	Selects IRQ 6

7

IRQ channel 3 is nominally given over to the second RS232 port, while channel 6 is associated with the diskette driver . The software routines for DMA channel 1 support IRQ 3 and the

routines for DMA channel 2 support IRQ 6.

i

.

Software listings

These software listings are designed to provide a brief overview of the kind of techniques which can be used to program the M200 IBM interface.

r		
CONS	т	
		{ M200 REGISTERS }
	boardbase	: INTEGER = \$0300 ;
	inputData	
	outputData	
	, .	
	inputStatus	
	outputStatus	
	resetM2	INTEGER = Ø;
	analyseM2	INTEGER = 0 ;
	DMArequest	: INTEGER = Ø ;
	INTenable	: INTEGER = Ø ;
	writeDMA =	· Ø ;
	readDMA =	
	IBMtoM200 =	· · · · · ·
		4 ;
	chan1 =	
	unani -	· · · ·
	DMAchannel	: INTEGER = chan1 ;
	DMAstatus	= \$ØB ;
•	DMAcommand	= \$08 ;
	softDRQ	≕ \$Ø9 ;
	DMAsingmask	= \$0A ;
	DMAmode	= \$ØB ;
	DMAffclear	= \$0C ;
	DMAmastclr	= \$ØD ;
	DMAallmask	= \$0F
	addrch1	= \$02
	wordch1	= \$03
	pagech1	* 07
	pageeni	= \$83 ;
		- +00 -
	PICbase	= \$20 ;
	spurioustuff	· ·
	DMAInt	= 1 ;
	• • • -	
	Intchannel	: BYTE = 3 ;
	intmask	: BYTE = \$F7 ;
	intvec	: BYTE = \$28 ;
	eoi	: BYTE = \$20 ;
	flagint	: BODLEAN = FALSE ;
	intcount	INTEGER = 0
	intdata	BYTE = 0
	· · · · · · · · ·	 y +
VAR		
	teststring :	STRING [200];
		STRING [10];
		ARRAY [Ø511] DF CHAR ;
1	UALADIULK :	DIVINIT L MAADIIJ OF GRAN \$

5

i

transfers : INTEGER ; counter : INTEGER ; blocklength : INTEGER ; PROCEDURE initconst ; BEGIN inputData := boardbase := boardbase + 1 outputData 1 inputStatus := boardbase + 2 ŧ, := boardbase + 3 outputStatus 1 resetM2 := boardbase + \$10; analyseM2 := boardbase + \$11; DMArequest := boardbase + \$12; INTenable := boardbase + \$13: intmask := \$F7 : := \$28 ; intvec := \$20 ; eoi END : PROCEDURE IntDMA { Int routine exec on DMA end Interrupt } BEGIN INLINE (\$50/\$53/\$51/\$52/\$56/\$57/\$1E/\$06/\$FB) ; flagint := TRUE ; { flag that DMA has ended } PORT [INTenable] :=0 { toggle Intenable to clear Int } Ę. PORT [PICbase] :=eoi ; INLINE (\$07/\$1F/\$5F/\$5E/\$5A/\$59/\$5B/\$58/\$CF) ; END ; PROCEDURE initINT ; VAR IntServAddr 2 INTEGER ŧ, oldmask BYTE z ş BEGIN IntServAddr := OFS (IntDMA) + spurioustuff ; MEM [\$0000:intvec + 0] := IntservAddr AND \$FF ; MEM [\$0000:intyec + 1] := IntServAddr SHR 8 8 MEM [\$0000:intvec + 2] := CSEG AND \$FF ; MEM [\$0000:intvec + 3] := CSEG SHR 8 : oldmask := PORT [PICbase + 1] ; PORT [PICbase +1] := oldmask AND intmask ; PORT [INTenable] := 0 : END ; PROCEDURE initCØ12 ; BEGIN PORT [inputStatus] := 2 ; { Enable inputInt } PORT [outputStatus] := 2 ; { Enable inputInt } END ; FUNCTION dataPresent : BOOLEAN ; BEGIN

11

dataPresent := ODD (PORT [inputStatus]); END; FUNCTION outputReady : BOOLEAN ; BEGIN outputReady := ODD (FORT [outputStatus]) ; END; PROCEDURE outByte (b : BYTE) ; BEGIN PORT [outputData] := b ; WHILE NOT ODD (PORT [outputStatus]) DO ; END ; FUNCTION inByte : INTEGER ; BEGIN WHILE NOT ODD (PORT [inputStatus]) DO ; inByte := PORT [inputData] ; END: PROCEDURE loopFor (i : INTEGER) ; BEGIN WHILE i <> 0 DO i := i-1: END : PROCEDURE doReset ; BEGIN PORT [analyseM2] := 0 ; loopFor (800) ; PORT [resetM2] := 1;loopFor (3000) ; PORT [resetM2] := 0 : loopFor (1000) ; END ; PROCEDURE clearError : BEGIN doReset ; initCØ12 ; outByte (4) ; outByte (\$22) ; outbyte (\$F9) ; outByte (\$60) ; outByte (\$0E) ; END ; PROCEDURE SetError ; BEGIN doReset : initCØ12 : . outByte (6) ; outByte (\$22) ; outByte (\$F9) ; outByte (\$25) ; outByte (\$F8) ; outByte (\$21) ; outByte (\$F0) ; END :

PROCEDURE loadT2code ; VAR

1:

```
data : BYTE :
        bootcode : FILE OF BYTE ;
BEGIN
        ASSIGN ( bootcode , 'seclis.b2' ) ;
        RESET ( bootcode ) ;
        WRITELN ( 'Loading bootcode to transputer ... ');
        REPEAT
                READ ( bootcode , data ) ;
                outByte ( data ) ;
        UNTIL EDF ( bootcode ) = TRUE ;
        WRITELN ( ' Loaded code ' ) ;
END ;
PROCEDURE add24bit (segment,offset : INTEGER ; VAR byte0,byte1,byte2 : BYT
VAR
        result : INTEGER ;
        temp
                : INTEGER ;
        a
                : BYTE ;
        Ь
                : BYTE ;
               : BYTE ;
        carry
BEGIN
        temp
                := segment SHL 4 ;
                := temp AND $FF ;
        а
               := offset AND $FF ;
        Ь
               := a + b ;
        result
        byteØ
                := result AND $FF ;
        carry
                := result SHR 8 ;
               := temp SHR 8 ;
        a
        Ь
               := offset SHR 8 ;
        result := a + b + carry;
        byte1 := result AND $FF ;
               := result SHR 8 ;
        carry
        temp
               := segment SHR 12 ;
        byte2
                := temp + carry ;
END ;
PROCEDURE setDMA (mode:BYTE; length,segdata,ofsdata:INTEGER); EXTERNAL 'se
PROCEDURE setDMAup (mode:BYTE;length,segdata,ofsdata:INTEGER); EXTERNAL ':
PROCEDURE setupDMAC ( readnotwrite : BYTE ; length, segdata, ofsdata : INTEC
    VAR
        addr0 , addr1 , addr2 , direction : BYTE ;
    PROCEDURE addressandcount ( addrch, pagech, wordch : BYTE ) ;
    BEGIN
        PORT [ addrch ] := addr0 ;
        PORT [ addrch ] := addr1 ;
        PORT [ pagech ] := addr2 ;
        PORT [ wordch ] := length AND $FF ;
        PORT [ wordch ] := length SHR 8 ;
    END ;
BEGIN
        PORT [ DMAsingmask ] := 4 OR DMAchannel ;
        PORT [ softDRQ ] := 0 OR DMAchannel ;
        PORT [ DMAffclear ] := 0 ;
        add24bit (segdata , ofsdata , addr0 , addr1 , addr2 ) ;
```

```
addressandcount ( addrch1 , pagech1 , wordch1 ) ;
        PORT [ DMAmode ] := ( $40 OR readnotwrite OR DMAchannel ) ;
        PORT [ DMAcommand ] := $00 ;
        PORT [ DMAsingmask ] := 0 or DMAchannel ;
END ;
PROCEDURE pollDMAC ;
VAR
        chanmask : BYTE ;
BEGIN
        chanmask := 1 SHL DMAchannel ;
        WRITELN (' Polling DMA controller ... ');
        WHILE (( PORT [ DMAstatus ] AND chanmask ) = 0 ) DO ;
        WRITELN (' Finished polling ' );
        WRITELN :
END :
PROCEDURE pollIntflag ;
BEGIN
        WRITELN ('Waiting for interrupt ....') ;
        WHILE flagint = FALSE DO ;
        WRITELN (' Interrupt complete ') ;
        WRITELN :
END ;
PROCEDURE DMAwrite :
VAR
        wtmode : BYTE ;
BEGIN
        WRITELN (' Transfering data to M200 ') ;
        wtmode := $40 OR IBMtoM200 OR DMAchannel ;
        setDMA ( wtmode , 1 ,SEG(datablock[0]),OFS(datablock[0])) ;
   {
         PORT [ DMArequest ] := writeDMA ;
                                              }
         pollDMAC :
   {
                                              3
END;
PROCEDURE DMAread :
VAR
        rdmode
                           BYTE
                        .
                           INTEGER ;
        strcount
                        2
        msgbackarr
                        2
                           ARRAY [0..511] OF CHAR ;
BEGIN
        WRITELN (' Reading data from M200 ') ;
        rdmode := $40 OR M200toIBM OR DMAchannel ;
        setDMA ( rdmode , 1 , SEG(msgbackarr[0]), OFS(msgbackarr[0])) ;
        PORT [ DMArequest ] := readDMA ; }
    {
    {
         pollDMAC ;
        WRITELN (' Message received is : ' ) ;
        FOR streount := 0 to 511 DO WRITE ( msgbackarr[streount]) ;
END ;
PROCEDURE switches ;
BEGIN
        boardbase := $0300;
        DMAchannel:= 1 :
        intchannel:= 3 ;
END ;
```

```
BEGIN
        WRITELN ( ' Starting ... ') ;
        switches ;
        initconst ;
        initINT ;
        transfers := 0;
        doreset ;;
        initCØ12 ;
        WRITELN (' o/p T2 code ? Y/N ') ;
        READLN ( answer ) ;
        IF ( answer = 'Y') OR ( answer = 'y') THEN loadT2code ;
         FOR transfers := 1 TO 2 DO
        BEGIN
                WRITELN ('----') :
                WRITELN :
                FOR counter := 0 to 511 DO datablock [counter] := 'U' ;
              { FOR counter := 0 to 511 DO WRITE (datablock[counter]) ; }
              { WRITELN ('type in a teststring') ; }
              { READLN (teststring) ;
                                                     3
                teststring := 'This is a DMA test and this is another test
                WRITELN ;
                FOR counter := 0 to (LENGTH (teststring) -1 ) DO
                    BEGIN
                         datablock[counter]:=teststring[counter+1] ;
                    END :
                datablock [509] := '3';
                datablock [510] := '2' ;
datablock [511] := '1';
                FOR counter := 0 to 511 DD WRITE (datablock[counter]) ;
                WRITELN :
           {
                 WHILE TRUE DO
                                     3
           {
                     BEGIN
                                     }
                       outbyte (1) ;
                       DMAwrite ;
                       WRITELN ('dma write complete : starting read');
           {
                        outbyte (11) ;
                                       }
           £
                     END ;
                                     3
                outbyte (0) ;
                DMAread
                WRITELN ('dma read complete') ;
            {
                 outbyte (Ø) ;
                                          }
                 DMAread ;
            {
                                          3
                 WRITELN ('and again') ; }
            {
        END :
END.
```

11

{

PAL Equations

These PAL equations are intended to provide insight into the board operation and supliment the logic diagram shown below. NAME IC1v ş REVISION 01 ï DATE 21/12/87 : DESIGNER ARG QTM (Design) Ltd; COMPANY ASSEMBLY m200 Ę DEVICE p22v10 /* D0..3 registered to provide fback */ ş /* CLOCKS */ PIN 1 = Pclk /* register clock *****/ 5 /* INPUTS */ = PIN 2 InIntM2LADP /* input (a) ş ¥/ PIN 3 = OutIntM2LADP /* output(a) ***/** ţ PIN 4 InIntMODØLADP /* input (b) ***/** : PIN 5 = OutIntMODØLADP ; /* output(b) ***/** PIN 6 = D3 1 PIN 7 == D2 ŧ PIN B -----D1 ţ PIN 9 DØ = ş PIN 10 = !EndDMA/* ic3 p18 */ 5 PIN 11 = !WriteInt /* ic2 p23 */ ŧ /* OE */ PIN 13 = !ReadInt /* ic2 p15 */ 5 /* INPUTS/OUTPUTS */ PIN 14 = !ErrorfromMODØ /* I ic6 p17 ş PIN 15 =ErrorfromM2 /* I ţ PIN 16 =IRQ /* 0 5 PIN 17 = DØ_DMASel /* I/O D registered for const fbac ş PIN 18 = D1_ErrSel /* I/O D registered for const fbac 5 PIN 19 = D2_OutSel I/O D registered for const fBac /* ; PIN 20 = D3 InSel I/O D registered for const fBac /* 5 PIN 21 =IRQenable /* 0/I needed for pterms ŧ PIN 22 = nc2 ; /* PIN 23 =/* I nci ; FIELD DataOut. = [D3_InSel,D2_OutSel,D1_ErrSel,D0_DMASel] ş DØ & WriteInt DØ DMASel.d = £ DØ_DMASel & !WriteInt D0_DMASel.ar='b'0 ; D0_DMASel.sp='b'0 ; D0_DMASel.oe=ReadInt D1 & WriteInt D1_ErrSel.d = f D1_ErrSel & !WriteInt D1_ErrSel.ar='b'0 ; D1_ErrSel.sp='b'0 ; D1_ErrSel.oe=ReadInt D2_OutSel.d = D2 & WriteInt £ D2_OutSel & !WriteInt D2_OutSel.ar='b'0 ; D2_OutSel.sp='b'0 ; D2_OutSel.oe=ReadInt : D3_InSel.d = D3 & WriteInt £ D3_InSel & !WriteInt ŧ D3_InSel.ar ='b'0 ; D3_InSel.sp ='b'0 ; D3_InSel.oe =ReadInt z /* DataOut.oe = !ReadInt

6 .

=

IRU	£ £	(InIntM2LADP £ InIntMODØLADP) & D3_InSel (OutIntM2LADP £ OutIntMODØLADP) & D2_OutSel (ErrorfromM2 £ ErrorfromMODØ) & D1_ErrSel (EndDMA £ IRQ) & D0_DMASel	, ,
IRQenable		D3_InSel £ D2_OutSel £ D1_ErrSel £ D0_DMASel	;
IRQ.oe		IRQenable	;

NAME	IC2v :		
REVISION	Ø1 ;		
DATE	21/12/87		
DESIGNER	ARG		
COMPANY	QTM (Design) Ltd;		
ASSEMBLY	m200		
DEVICE	p22v10 ,	/ * 22∨1Ø -	for external M2 res/ana/erm
/* CLOCKS */	- D-14	•	-
PIN 1	= Pclk	i	,
/* INPUTS */			
PIN 2	= !notIDW		
PIN 3	= !notIOR		
PIN 4 PIN 5	= !notSYS = A1		/* ic4 p17 */
PIN 6	= !notSYSMODØ		; /* ic4 p16 */
PIN 7	= A0	,	• /* IC4 pib */
PIN 8	= !notSYSM2	,	, /* ic4 p15 */
PIN 9	=	nc1 i	
	= ErrorfromM2	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	/* M212 error */
	= !ErrorfromMODØ	, ;	/* MOD 0 error */
/* oe */			· · · · · · · · · · · · · · · · · · ·
PIN 13	= SelectM2 ; /	'* external 🖗	0v jumper onto 22v10 */
/* INPUTS/OUTPL	JTS */		
PIN 14			
PIN 15	= !readInt		/*.ic1 p13 */
PIN 16	= DØ		
PIN 17	= AnalysetoMOD0		/* d */
PIN 18		, ,	/* d */
	= !notStatWR	,	/* d */
PIN 20			/* d */
	= !writeDMA		/* ic3 p10 */
PIN 22	= !readDMA		/* ic3 p9 */
PIN 23	= !writeInt		/* ic1 p11 */
notStatWR.d	= notIOW		;
notStatWR.ar =	'b'0 ; notStatWR.sp) = 'b'0;	
FIELD Register	= [A1A0]		· •
			/* Read & Write Declarat
readsysM2	= notIOR & notSYSM	12	. ;
readErrM2	= readsysM2 & Regi		
writesysM2	= notIOW & notSYSM		5
writeResetM2	= writesysM2 & Reg		5
writeAnalyseM2	= writesysM2 & Reg		3
readsysMODØ	= notIOR & notSYSM	DDØ	;
readErrMOD0	= readsysMODØ & Re		;
writesysMODØ	= notIOW & notSYSM	IODØ .	;
writeResetMOD0	= writesysMODØ & R	egister:[0]	;
writeAnalyseMOD	Ø= writesysMODØ & R	egister:[1]	
readSys	= notIOR & notSYS		;
writeSys	= notIOW & notSYS		;
	·		

	**	
writeDMA readDMA writeInt	= readSys & Register:[0] = writeSys & Register:[2] = readSys & Register:[2] = writeSys & Register:[3] = readSys & Register:[3]	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
		or flag to IBM 👘 👘 🔺
	orfromM2 % readErrM2	
£ !Err DØ.ce = readErr	orfromMODØ & readErrMODØ	; /* IBM reads inverted
		,
		th reset & analyse from IBM
ResettoM2.d	= DØ & writeResetM2	
	£ ResettoM2 & !writeResetM2 £ DØ & ResettoM2	•
ResettoM2.ce	= SelectM2	,
AnalysetoM2.d	= DØ & writeAnalyseM2	
	£ AnalysetoM2 & !writeAnalyse	12
AnalysetoM2.ce	£ DØ & AnalysetoM2 = SelectM2	; : /* active hi=M2 */
ResettoMOD0.d	= D0 & writeResetMOD0	, / accive ni ni av
	£ ResettoMODØ & !writeResetMOI	ହ
	£ DØ & ResettoMODØ	;
AnalysetoMOD 0.d	= DØ & writeAnalyseMODØ £ AnalysetoMODØ & !writeAnalys £ DØ & AnalysetoMODØ	seMODØ
ResettoM2.ar =	<pre>`b'0 ; ResettoM2.sp = `b'0 ;</pre>	
	b'0; AnalysetoM2.sp = $b'0$;	
ResettoMOD0.ar	= 'b'0 ; ResettoMOD0.sp = 'b'	•
AnalysetoMODØ.ar	= 'b'0 ; AnalysetoMOD0.sp = 'b'	1Ø ;

.

•

. : ,

.

•

.

NAME	IC3v ;
REVISION	01 ;
DATE	21/12/87 ;
DESIGNER	ARG ;
COMPANY	QTM (Design) Ltd;
ASSEMBLY	m200 ;
DEVICE	p22v10 ;
/* INPUTS */	
PIN 1	= clk_endDMA ;
PIN 2	= A0
PIN 3	= A1
PIN 4	
PIN 5	= InIntM2LADP ;
PIN 6	= OutIntM2LADP :
PIN 7	= InIntMODØLADP
PIN B	= OutIntMODØLADP
FIN 9	= !readDMA ;
PIN 10	= !writeDMA ;
PIN 11	r
PIN 13	= resetDRV ;
/* OUTPUTS */	
PIN 14	r
PIN 15 PIN 16	
PIN 18 PIN 17	
PIN 18	r i i i i i i i i i i i i i i i i i i i
PIN 19	
PIN 20	= !DMAactive ; /* I/D ic4 p18 actually true */
PIN 21	
PIN 22	
PIN 23	= DAØ ; /* 0 */
dirnofDMA	= DØ & writeDMA
	£ dirnofDMA & !writeDMA £ DØ & dirnofDMA
	£ DØ & dirnofDMA ; /* set dirn of txter
DØ	= dirnofDMA ; /* echo dirn
DØ.ce	= readDMA
	·
DMAchM2notMOD0	= SYSM2 & writeDMA
	£ DMAchM2notMODØ & !writeDMA
	£ SYSM2 & DMAchM2notMODØ ; /* from SYS set chan
_ /	
D1	= DMAchM2notMDDØ ; /* echo selected chan
D1.ce	= readDMA , ;
DAØ	= AØ & !DACK £ !dirnofDMA & DACK :
DA1	= A1 & !DACK
2	n na sen nazi nazi nazi nazi nazi nazi nazi naz
	· ·
/* Set DMA acti	ve when write dma is on , clr @ end of dma cycle £ reset */
EndDMA	
DMAactive.d	f resetDRV ; ='b'1 : /* clocks an inactive o/s pal */
DUNCLIVE.U	='b'1 ; /* clocks an inactive o/s pal */

· · · · ·

; /* this resets to active o/s pal */ DMAactive.ar = writeDMA DMAactive.sp ='b'Ø ţ InIntM2LADP DRO = & DMAchM2notM0DØ & dirnofDMA £ InIntMODØLADP & !DMAchM2notMODØ & dirnofDMA f OutIntM2LADP & DMAchM2notM0D0 & !dirnofDMA £ OutIntMODØLADP & !DMAchM2notMODØ & !dirnofDMA ţ /* generate DMA req */ DRQ.oe = !DMAactive ; /* i/s pal inverted */

.

NAME REVISION DATE DESIGNER COMPANY ASSEMBLY DEVICE	IC4v ; Ø1 ; 21/12/87 ; ARG ; DTM (Design) Ltd; m200 ; p22v10 ;	
PIN	<pre>1 = !StatWR ; 2 = A9 ; 3 = A8 ; 4 = A7 ; 5 = A6 ; 6 = A4 ; 7 = AEN ; 8 = !IOW ; 9 = nc1 ; 10 = seladdMOD0 ; 11 = seladdM2 ; 13 = !DACK ; 14 = nc2 ; 18 = DMAactive ; 19 = DMAchM2notMOD0; 20 = A5 ; 21 = !IOR ; */ 15 = !SYSM2 ; 16 = !SYSM0D0 ;</pre>	
PIN PIN PIN FIELD IBMad	22 = !CSMODØLADP ;	
LADPaddMODØ LADPaddMODØ LADPaddM2a LADPaddM2b	b = IBMaddr:[200] ; SYSaddMOD0b = IBMaddr:[210] ; = IBMaddr:[300] ; SYSaddM2a = IBMaddr:[310] ;	
WE	= StatWR & IDW ; /* short T3/T4 str	obe
LADPM2 LADPMODØ	= LADPaddM2a & !AEN & seladdM2 £ LADPaddM2b & !AEN & !seladdM2 £ DACK & DMAchM2notMODØ & DMAactive ; /* Link in IBM I/O = LADPaddMODØa & !AEN & seladdMODØ £ LADPaddMODØb & !AEN & !seladdMODØ £ DACK & !DMAchM2notMODØ & DMAactive ; /* Link In IBM I/O	
CSM2LADP CSMODØLADP	= LADPM2 & (WE £ IOR) ; = LADPMODØ & (WE £ IOR) ;	
SYSM2 Sysmodø	 SYSaddM2a & !AEN & seladdM2 £ SYSaddM2b & !AEN & !seladdM2 ; /* SubSys in IBM I/ SYSaddM0DØa & !AEN & seladdM0DØ £ SYSaddM0DØb & !AEN & !seladdM0DØ ; /* SubSys in IBM I/ 	

•

× 1

=

١

i

÷,

NAME IC5v Ø1 REVISION 21/12/87 DATE ARG DESIGNER COMPANY QTM (Design) Ltd; ASSEMBLY m200 DEVICE P22v10 ŧ, /* CLOCK */ PIN 1 = ProcClockOut : /* tied to ØV */ PIN 2 = GNDţ /* INPUTS */ PIN 3 = !M2CSPIN 4 = M2A15PIN 5 = AEN 1 PIN 6 = A19ŝ PIN 7 = A18PIN B = A17PIN 9 = A16ŧ PIN 10 = A15PIN 11 = !StatWRş PIN 13 = !IOWPIN 15 = !MEMRPIN 17 = !CSMODØLADP ŧ, PIN 18 = !CSM2LADP5 /* OUTPUTS */ PIN 14 = !BfrSelE PIN 16 = !BfrDirn 5 PIN 19 = !ROMSEL ŧ PIN 20 = !M2ramloPIN 21 = !M2ramhi. PIN 22 = VCC /* Tied to VCC */ ţ PIN 23 = !Wait2 FIELD IBMbios = [A19..A15] 5 ROMSEL = IBMbios:[D0000] & !AEN & MEMR ; /* Define ROM in IBM Mem Ma /* as a read only periphera M2ramlo = M2CS & !M2A152 M2ramhi = M2CS & M2A15ŧ. $BfrSel = CSM2LADP \pm CSMOD0LADP \pm ROMSEL$; /* a wide pulse */ BfrDirn = StatWR £ IOW Wait.d = M2CS; /* delay by M2 clock */ Wait.sp = b'0; Wait.ar = b'0; Wait.oe = b'1;

NAME	IC6v	5
REVISION	Ø1	5
DATE	05/01/88	ţ
DESIGNER	ARG	;
COMPANY	QTM (Design) Ltd	
ASSEMBLY	m200	;
DEVICE	p22∨10	;

/* INPUTS */					
PIN 1 =	nc1	;			
PIN 2 =	fromIBM	;			
PIN 3 =	!fromMODØSS	;			
PIN 4 =	AnalysefromIBM	; /	* active	hi	* /
PIN 5 =	ResetfromIBM	; /	* active	hi	*/
PIN 6 =	!ErrorfromSubSys	; /	* active	10	*/
PIN 7 =	!AnalysefromUP	; /	* acti∨e	10	*/
PIN 8 =	!ResetfromUP	; /	* active	10	*/
PIN 9 =	!ErrorfromDOWNorMODØ	; /	* active	10	*/
PIN 10 =	AnalysefromMOD0SS	; /	* active	hi	*/
PIN 11 =	ResetfromMODØSS	; /	* active	hi	* /
PIN 13 =	!ErrorfromModules	; /	* active	10	*/

/* OUTPUTS */

PI	V 14	-	!ErrortoMOD0SS	;	/*	active	10	*/
PI	N 15	=	AnalysetoModules	;	/*	active	hi	*/
PI	۱6 ا	=	'ResettoModules	;	/*	active	hi	*/
PI	17	=	!ErrortoUPandIBM	;	/*	active	10	*/
PI	18	==	ResettoMOD 0	;	/*	active	hi	*/
PI	19	=	AnalysetoMODØ	;	/*	active	hi	*/
PI	1 20	-	!AnalysetoDOWN	; .	/*	active	10	*/
PI	N 21	22	!ResettoDOWN	;	/*	active	10	*/
PI	1 22	=	!AnalysetoSubSys	; .	/*	active	10	*/
PI	1 23	Ħ	!ResettoSubSys	;	/*	active	10	*/

;


ResettoMOD0	= ResetfromIBM & fromIBM £ ResetfromUP & !fromIBM	
AnalysetoMOD0	= AnalysefromIBM & fromIBM £ AnalysefromUP & !fromIBM	;
ResettoDOWN AnalysetoDOWN	= ResettoMOD0 = AnalysetoMOD0	ş ş
ResettoModules AnalysetoModules	ResettoMODØ & !fromMODØSS £ ResetfromMODØSS & fromMODØSS AnalysetoMODØ & !fromMODØSS £ AnalysefromMODØSS & fromMODØSS	;
ResettoSubSys AnalysetoSubSys	<pre>= ResettoModules = AnalysetoModules</pre>	5 ;
ErrortoUPandIBM ErrortoMOD0SS	<pre>= ErrorfromDOWNorMOD2 = ErrorfromModules</pre>	ş


.

£ ErrorfromSubSys

e,

7





S			DATE	UNLESS OTHERWISE
JNCTION	DRAWN	d	10 JAN 85	INFORMATION CONTA THIS DRAWING IS IN WITH THE UND
				STANDARDS MANUA

